No. | parte # | Fabricante | Descripción | Hoja de Datos |
---|---|---|---|---|
|
|
Fairchild Semiconductor |
Quad 2-Input OR Gate C Note 1: The “Absolute Maximum Ratings” are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not gu |
|
|
|
Fairchild Semiconductor |
Low Voltage Octal Buffer/Line Driver ■ Input and output interface capability to systems at 5V VCC ■ Bushold data inputs eliminate the need for external pull-up resistors to hold unused inputs (74LVTH240), also available without bushold feature (74LVT240) ■ Live insertion/extraction perm |
|
|
|
Fairchild Semiconductor |
Quad 2-Input NOR Gate 50°C Note 1: The “Absolute Maximum Ratings” are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not |
|
|
|
Fairchild Semiconductor |
4-Bit Magnitude Comparator s Typical power dissipation 52 mW s Typical delay (4-bit words) 24 ns Ordering Code: Order Number DM74LS85M DM74LS85N Package Number M16A N16E Package Description 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow 16-Lead Pl |
|
|
|
Fairchild Semiconductor |
Synchronous 4-Bit Up/Down Counter s Counts binary s Single down/up count control line s Count enable control input s Ripple clock output for cascading s Asynchronously presettable with load control s Parallel outputs s Cascadable for n-bit applications s Average propagation delay 20 |
|
|
|
Fairchild Semiconductor |
Decade and Binary Counters n Typical power dissipation 45 mW n Count frequency 42 MHz Connection Diagrams (Dual-In-Line Packages) DS006381-1 Order Number DM74LS90M or DM74LS90N See Package Number M14A or N14A DS006381-2 Order Number DM74LS93M or DM74LS93N See Package Number |
|
|
|
Fairchild Semiconductor |
Quad 2-Input NAND Gate to +150°C Note 1: The “Absolute Maximum Ratings” are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables a |
|
|
|
Fairchild Semiconductor |
Dual Retriggerable One-Shot s DC triggered from active-HIGH transition or active-LOW transition inputs s Retriggerable to 100% duty cycle s Compensated for VCC and temperature variations s Triggerable from CLEAR input s DTL, TTL compatible s Input clamp diodes Ordering Code |
|
|
|
Fairchild Semiconductor |
Synchronous 4-Bit Binary Counters s Synchronously programmable s Internal look-ahead for fast counting s Carry output for n-bit cascading s Synchronous counting s Load control line s Diode-clamped inputs s Typical propagation time, clock to Q output 14 ns s Typical clock frequency 32 |
|
|
|
Fairchild Semiconductor |
Octal 3-STATE Buffer/Line Driver/Line Receiver s 3-STATE outputs drive bus lines directly s PNP inputs reduce DC loading on bus lines s Hysteresis at data inputs improves noise margins s Typical IOL (sink current) 24 mA s Typical IOH (source current) −15 mA s Typical propagation delay times Inver |
|
|
|
Fairchild Semiconductor |
Octal 3-STATE Buffer/Line Driver/Line Receiver s 3-STATE outputs drive bus lines directly s PNP inputs reduce DC loading on bus lines s Hysteresis at data inputs improves noise margins s Typical IOL (sink current) 24 mA s Typical IOH (source current) −15 mA s Typical propagation delay times Inver |
|
|
|
Fairchild Semiconductor |
Low Voltage Octal Transceiver/Register s Input and output interface capability to systems at 5V VCC s Bushold data inputs eliminate the need for external pullup resistors to hold unused inputs s Live insertion/extraction permitted s Power Up/Down high impedance provides glitch-free bus lo |
|
|
|
Fairchild Semiconductor |
Quad 2-Input NAND Gates nection Diagram Function Table Y = AB Inputs A L L H H H = HIGH Logic Level L = LOW Logic Level Output B L H L H Y H H H L © 2000 Fairchild Semiconductor Corporation DS006344 www.fairchildsemi.com DM74LS03 Absolute Maximum Ratings(Note 1) Supp |
|
|
|
Fairchild Semiconductor |
Triple 3-Input NAND Gate olute Maximum Ratings” are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the ab |
|
|
|
Fairchild Semiconductor |
Octal 3-STATE Buffer/Line Driver/Line Receiver s 3-STATE outputs drive bus lines directly s PNP inputs reduce DC loading on bus lines s Hysteresis at data inputs improves noise margins s Typical IOL (sink current) 24 mA s Typical IOH (source current) −15 mA s Typical propagation delay times Inver |
|
|
|
Fairchild Semiconductor |
4-Bit Binary Adder s Full-carry look-ahead across the four bits s Systems achieve partial look-ahead performance with the economy of ripple carry s Typical add times Two 8-bit words 25 ns Two 16-bit words 45 ns s Typical power dissipation per 4-bit adder 95 mW Orderin |
|
|
|
Fairchild Semiconductor |
Quad 2-Input Exclusive-OR Gate erature Range 7V 7V 0°C to +70°C −65°C to +150°C Note 1: The “Absolute Maximum Ratings” are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in t |
|
|
|
Fairchild Semiconductor |
Hex 3-STATE Buffer/Bus Driver When enabled, the outputs exhibit the low impedance characteristics of a standard LS output with additional drive capability to permit the driving of bus lines without external resistors. When disabled, both the output transistors are turned OFF pre |
|
|
|
Fairchild Semiconductor |
Low Voltage Dual J-K Flip-Flops s Input voltage level translation from 5V –3V s Ideal for low power/low noise 3.3V applications Ordering Code: Order Number 74LVX112M 74LVX112SJ 74LVX112MTC Package Number M16A M16D MTC16 Package Description 16-Lead Small Outline Integrated Circuit ( |
|
|
|
Fairchild Semiconductor |
Low Voltage Hex Inverter s Input voltage level translation from 5V to 3V s Ideal for low power/low noise 3.3V applications s Guaranteed simultaneous switching noise level and dynamic threshold performance Ordering Code: Order Number 74LVX14M 74LVX14SJ 74LVX14MTC Package Num |
|