No. | parte # | Fabricante | Descripción | Hoja de Datos |
---|---|---|---|---|
|
|
Excelliance MOS |
P-Channel Logic Level Enhancement Mode Field Effect Transistor ient3 Junction-to-Ambient3 RJC t ≦ 10s RJA Steady-State RJA 2.5 20 °C / W 50 2019/3/14 p.1 1Pulse width limited by maximum junction temperature. 2Duty cycle 1% 350°C / W when mounted on a 1 in2 pad of 2 oz copper. ECTRICAL CHARACTE |
|
|
|
Excelliance MOS |
P-Channel Logic Level Enhancement Mode Field Effect Transistor th limited by maximum junction temperature. 2Duty cycle 1% 6 °C / W 50 2019/6/25 p.1 350°C / W when mounted on a 1 in2 pad of 2 oz copper. EMZB08P03V ELECTRICAL CHARACTERISTICS (TJ = 25 °C, Unless Otherwise Noted) PARAMETER SYMBOL TEST COND |
|
|
|
Excelliance MOS |
MOSFET |
|
|
|
Excelliance MOS |
MOSFET |
|
|
|
Excelliance MOS |
P‐Channel Logic Level Enhancement Mode Field Effect Transistor W °C UNIT °C / W 2015/8/5 p.1 EMZB08P03G ELECTRICAL CHARACTERISTICS (TJ = 25 °C, Unless Otherwise Noted) PARAMETER SYMBOL TEST CONDITIONS LIMITS UNIT MIN TYP MAX STATIC Drain‐Source Breakdown Voltage Gate Threshold Voltage Gate‐Body Leakag |
|
|
|
Excelliance MOS |
MOSFET |
|
|
|
Excelliance MOS |
MOSFET |
|
|
|
Excelliance MOS |
MOSFET |
|
|
|
Excelliance MOS |
MOSFET |
|
|
|
Excelliance MOS |
MOSFET |
|
|
|
Excelliance MOS |
MOSFET |
|
|
|
Excelliance MOS |
Dual N-Channel Logic Level Enhancement Mode Field Effect Transistor UNIT MIN TYP MAX STATIC Drain‐Source Breakdown Voltage Gate Threshold Voltage Gate‐Body Leakage Zero Gate Voltage Drain Current On‐State Drain Current1 Drain‐Source On‐State Resistance1 Forward Transconductance1 V(BR)DSS VGS(th) IGSS IDSS ID(ON) |
|
|
|
Excelliance MOS |
MOSFET |
|
|
|
Excelliance MOS |
MOSFET |
|
|
|
Excelliance MOS |
MOSFET |
|