| No. | parte # | Fabricante | Descripción | Hoja de Datos |
|---|---|---|---|---|
|
|
|
ETC |
3.3V 4Mx16 and 8Mx8 CMOS synchronous DRAM • PC100/133 compliant • Organization - 2,097,152 words × 8 bits × 4 banks (8M×8) - 1,048,576 words × 16 bits × 4 banks (4M×16) • Fully synchronous - All signals referenced to positive edge of clock • Four internal banks controlled by BA0/BA1 (bank se |
|
|
|
|
ETC |
3.3V 4Mx16 and 8Mx8 CMOS synchronous DRAM • PC100/133 compliant • Organization - 2,097,152 words × 8 bits × 4 banks (8M×8) - 1,048,576 words × 16 bits × 4 banks (4M×16) • Fully synchronous - All signals referenced to positive edge of clock • Four internal banks controlled by BA0/BA1 (bank se |
|
|
|
|
ETC |
10 TO 400 MHz TO-8 CASCADABLE AMPLIFIER TAGE 0.031 (0.79) 45° ± 3° 0.300 (7.62) DIA. B.C. Power Output (Min.) @ 1dB comp. DC Current (Max.) +17.0 dBm 33 mA +15.5 dBm 36 mA +15.0 dBm 38 mA AS487 * Measured in a 50-ohm system at +15 Vdc unless otherwise specified. SMTO-8 Package for A |
|
Desde 2024. D4U Semiconductor.
|