Busque con el número de pieza junto con el fabricante o la descripción
74LVX74 |
Click to view a larger image
| Part Number | 74LVX74 |
| Manufacturer | ON Semiconductor (https://www.onsemi.com/) |
| Description | The LVX74 is a dual D−type flip−flop with Asynchronous Clear and Set inputs and complementary (Q, Q) outputs. Information at the input is transferred to the outputs on the positive edge of the clock pulse. After the Clock Pulse input threshold voltage has been passed, the Data input is locked out and information present will not be transferred to the outputs. |
| Features |
• Input Voltage Level Translation from 5 V to 3 V • Ideal for Low Power/Low Noise 3.3 V Applications • Guaranteed Simultaneous Switching Noise Level and Dynamic Threshold Performance • Pb−Free, Halogen Free/BFR Free and RoHS Compliant Connection Diagram DATA SHEET www.onsemi.com 14 1 TSSOP−14 WB CASE 948G MARKING DIAGRAM 14 XXX XXX ALYWG G 1 XXX A L Y W G = Specific Device Code = Assembly Location = Wafer Lot = Year = Work Week = Pb−Free Package (Note: Microdot may be in either location) ORDERING INFORMATION See detailed ordering and shipping information on page 5 of this data sheet. P. |
| Datasheet |
 74LVX74 Data Sheet
PDF 201.87KB |
| Distributor | Stock | Price | Buy |
|---|
74LVX74 |
| Part Number | 74LVX74 |
| Manufacturer | Fairchild Semiconductor |
| Title | Low Voltage Dual D-Type Positive Edge-Triggered Flip-Flop |
| Description | The LVX74 is a dual D-type flip-flop with Asynchronous Clear and Set inputs and complementary (Q, Q) outputs. Information at the input is transferred to the outputs on the positive edge of the clock pulse. After the Clock Pulse input threshold voltage has been passed, the Data input is locked out an. |
| Features |
■ Input voltage level translation from 5V to 3V ■ Ideal for low power/low noise 3.3V applications ■ Guaranteed simultaneous switching noise level and dynamic threshold performance General Description The LVX74 is a dual D-type flip-flop with Asynchronous Clear and Set inputs and complementary (Q, Q) outputs. Information at the input is transferred to the outputs on the positive edge of the clock . |
| No. | Parte # | Fabricante | Descripción | Hoja de Datos |
|---|---|---|---|---|
| 1 | 74LVX00 |
Fairchild Semiconductor |
Low Voltage Quad 2-Input NAND Gate |
|
| 2 | 74LVX00 |
STMicroelectronics |
LOW VOLTAGE CMOS QUAD 2-INPUT NAND GATE |
|
| 3 | 74LVX02 |
Fairchild Semiconductor |
Low Voltage Quad 2-Input NOR Gate |
|
| 4 | 74LVX04 |
Fairchild Semiconductor |
Low Voltage Hex Inverter |
|
| 5 | 74LVX05 |
STMicroelectronics |
Low voltage CMOS HEX inverter |
|
| 6 | 74LVX08 |
Fairchild Semiconductor |
Low Voltage Quad 2-Input AND Gate |
|
| 7 | 74LVX08 |
STMicroelectronics |
LOW VOLTAGE CMOS QUAD 2-INPUT AND GATE |
|
| 8 | 74LVX112 |
Fairchild Semiconductor |
Low Voltage Dual J-K Flip-Flops |
|
| 9 | 74LVX125 |
Fairchild Semiconductor |
Low Voltage Quad Buffer |
|
| 10 | 74LVX125 |
STMicroelectronics |
LOW VOLTAGE QUAD BUS BUFFERS |
|
Desde 2024. D4U Semiconductor.
|