No. | parte # | Fabricante | Descripción | Hoja de Datos |
---|---|---|---|---|
|
|
Texas Instruments |
100-MSPS High-SNR ADC •1 Maximum Sample Rate: 100 MSPS • Programmable Device Resolution – Quad-Channel, 16-Bit, High-SNR Mode – Quad-Channel, 14-Bit, Low-Power Mode • 16-Bit High-SNR Mode – 1.4 W Total Power at 100 MSPS – 355 mW / Channel – 4 Vpp Full-scale Input – 85-dBF |
|
|
|
Texas Instruments |
Quad Channel 14-Bit 500 MSPS ADC •1 4 Channel, 14-Bit 500 MSPS ADC • Analog input buffer with high impedance input • Flexible input clock buffer with divide by 1/2/4 • 1.25 VPP Differential full-scale input • JESD204B Serial interface – Subclass 1 compliant up to 5 Gbps – 1 Lane Per |
|
|
|
Texas Instruments |
Analog-to-Digital Converters •1 16-Bit Resolution • Maximum Sample Rate: – ADS5562: 80 MSPS – ADS5560: 40 MSPS • Total Power: – 865 mW at 80 MSPS – 674 mW at 40 MSPS • No Missing Codes • High SNR: 84 dBFS (3 MHz IF) • SFDR: 85 dBc (3 MHz IF) • Low-Frequency Noise Suppression Mod |
|
|
|
Texas Instruments |
Analog-to-Digital Converters • 14-bit resolution, dual-channel, 1-GSPS ADC • Noise floor: –158 dBFS/Hz • Spectral performance (fIN = 170 MHz at –1 dBFS): – SNR: 69.0 dBFS – NSD: –155.9 dBFS/Hz – SFDR: 86 dBc (Including Interleaving Tones) – SFDR: 89 dBc (Except HD2, HD3, and int |
|
|
|
Texas Instruments |
Analog-to-Digital Converters • Quad channel • 14-Bit resolution • Maximum clock rate: 500 MSPS • Input bandwidth (3 dB): 900 MHz • On-chip dither • Analog Input buffer with high-impedance input • Output options: – Rx: decimate-by-2 and -4 options with Low-Pass lFilter – 200-MHz |
|
|
|
Texas Instruments |
Single 12-Bit 800-Msps Analog-to-Digital Converter •1 Single-Channel • 12-Bit Resolution • Maximum Clock Rate: 800 Msps • Low Swing Fullscale Input: 1.0 Vpp • Analog Input Buffer With High Impedance Input • Input Bandwidth (3 dB): > 1.2 GHz • Data Output Interface: DDR LVDS • Optional 2x Decimation W |
|
|
|
Texas Instruments |
2.5Gbps / 5.0Gbps 4 Lane PCI Express Repeater 1 •2 Input and Output signal conditioning increases PCIe reach in backplanes and cables • 0.09 UI of residual deterministic jitter at 5Gbps after 42” of FR4 (with Input EQ) • 0.11 UI of residual deterministic jitter at 5Gbps after 7m of PCIe Cable (w |
|
|
|
Texas Instruments |
Analog-to-Digital Converters 1 •23 Maximum Sample Rate: 40MSPS • 12-Bit Resolution • No Missing Codes • Total Power Dissipation: Internal Reference: 584mW External Reference: 518mW • CMOS Technology • Simultaneous Sample-and-Hold • 70.5dBFS SNR at 10MHz IF • 3.3V Digital/Analog |
|
|
|
Texas Instruments |
Analog-to-Digital Converter •1 500-MSPS Sample Rate • Available With Radiation Hardness Specified (RHA) - Total Ionizing Dose 100 krad(Si), ELDRS Free 100 krad(Si) • 12-Bit Resolution, 10-Bits Effective Number of Bits (ENOB) • SNR > 64.5 dBFS at 450 MHz and 500 MSPS • SFDR > 64 |
|
|
|
Texas Instruments |
Analog-to-Digital Converters •1 16-bit resolution, dual-channel, 1-GSPS ADC • Noise floor: –159 dBFS/Hz • Spectral performance (fIN = 170 MHz at –1 dBFS): – SNR: 70 dBFS – NSD: –157 dBFS/Hz – SFDR: 86 dBc (including interleaving tones) – SFDR: 89 dBc (except HD2, HD3, and interl |
|
|
|
Texas Instruments |
1-GSPS Analog-to-Digital Converter •1 1-GSPS Sample Rate • 12-Bit Resolution • 2.1 GHz Input Bandwidth • SFDR = 66 dBc at 1.2 GHz • SNR = 57.6 dBFS at 1.2 GHz • 7 Clock Cycle Latency • Interleave Friendly: Internal Adjustments for Gain, Phase, and Offset • 1.5-V to 2-V Selectable Full |
|
|
|
Texas Instruments |
Dual 12-Bit 800Msps Analog-to-Digital Converter 1 • Dual Channel • 12-Bit Resolution • Maximum Clock Rate: 800 Msps • Low Swing Fullscale Input: 1.0 Vpp • Analog Input Buffer with High Impedance Input • Input Bandwidth (3dB): >1.2GHz • Data Output Interface: DDR LVDS • Optional 2x Decimation with |
|
|
|
Texas Instruments |
250-MSPS Receiver and Feedback ADC 1 •2 Quad Channel • Three Different Operating Modes: – 11-Bit: 250 MSPS – 11-Bit SNRBoost3G+: 250 MSPS – 14-Bit: 250 MSPS (Burst Mode) • Maximum Sampling Data Rate: 250 MSPS • Power Dissipation: – 11-Bit Mode: 365 mW per Channel • SNRBoost3G+ Bandwid |
|
|
|
Texas Instruments |
High-Speed ADC •1 16-Channel ADC Configurable to Convert 8, 16, or 32 Inputs • 10-, 12-, and 14-Bit Resolution Modes • Maximum ADC Conversion Rate: – 100 MSPS in 10-Bit Mode – 80 MSPS in 12-Bit Mode – 65 MSPS in 14-Bit Mode • 16 ADCs Configurable to Convert: – 8 In |
|
|
|
Texas Instruments |
Analog-to-Digital Converters •1 16-Bit Resolution, Dual-Channel, 500-MSPS ADC • Idle Channel Noise Floor: –159 dBFS/Hz • Spectral Performance (fIN = 170 MHz at –1 dBFS): – SNR: 73 dBFS – NSD: –157 dBFS/Hz – SFDR: 93 dBc – SFDR: 94 dBc (Except HD2, HD3, and Interleaving Tone) • S |
|
|
|
Texas Instruments |
Analog-to-Digital Converter 1 •23 500-MSPS Sample Rate • 12-Bit Resolution, 10.5-Bits Effective Number of Bits (ENOB) • 2-GHz Input Bandwidth • SFDR = 75 dBc at 450 MHz and 500 MSPS • SNR = 64.6 dBFS at 450 MHz and 500 MSPS • 2.2-Vpp Differential Input Voltage • LVDS-Compatible |
|
|
|
Texas Instruments |
Analog-to-Digital Converter 1 • 13 Bit Resolution • 250 MSPS Sample Rate • SNR = 67.6 dBc at 230 MHz IF and 250 MSPS • SFDR = 74.0 dBc at 230 MHz IF and 250 MSPS • 2.2 VPP Differential Input Voltage • Fully Buffered Analog Inputs • 5 V Analog Supply Voltage • LVDS Compatible Ou |
|
|
|
Texas Instruments |
Analog-to-Digital Converter • Controlled Baseline – One Assembly – One Test Site – One Fabrication Site • Extended Temperature Performance of –55°C to 125°C • Enhanced Diminishing Manufacturing Sources (DMS) Support • Enhanced Product-Change Notification • Qualification Pedigre |
|
|
|
Texas Instruments |
Analog-to-Digital Converter D 14 Bit Resolution D 80 MSPS Maximum Sample Rate D SNR = 74 dBc at 80 MSPS and 50 MHz IF D SFDR = 94 dBc at 80 MSPS and 50 MHz IF D 2.2 Vpp Differential Input Range D 5 V Supply Operation D 3.3 V CMOS Compatible Outputs D 1.85 W Total Power Dissipat |
|
|
|
Texas Instruments |
Analog-to-Digital Converter D 12-Bit Resolution D 65-MSPS Maximum Sample Rate D 2-Vpp Differential Input Range D 3.3-V Single Supply Operation D 1.8-V to 3.3-V Output Supply D 400-mW Total Power Dissipation D Two’s Complement Output Format D On-Chip S/H and Duty Cycle Adjust Ci |
|