| No. | parte # | Fabricante | Descripción | Hoja de Datos |
|---|---|---|---|---|
|
|
|
Vectron |
Frequency Translator • Output frequencies up to 77.760 MHz • Jitter Generation OC-192 compliant • Jitter transfer per GR-253-CORE • Single 5.0 or 3.3 Vdc supply • Locked to specified Input frequency, e.g. 8 kHz • 1" X 0.8" X 0.2", Surface Mount (FR4base) • Optional CMOS |
|
|
|
|
Vectron International |
Low Jitter VCSO Frequency Translator Features • Quartz-based PLL for Ultra-Low Jitter • Frequency Translation up to 850 MHz • Accepts 4 externally-muxed clock inputs • LVCMOS/LVDS/LVPECL Inputs Compatible • Differential LVPECL Outputs • Lock Detect • Output Disable • 20.3 x 13.7 x 5.1 |
|
|
|
|
Vectron |
Frequency Translator • Output frequencies up to 170 MHz • Jitter Generation OC-192 compliant • Jitter transfer per GR-253-CORE • Single 5 or 3.3 Vdc supply • Locked to specified Input frequency, e.g. 8 kHz • 1" x 0.8" x 0.25", Surface Mount (FR4 base) Applications • SON |
|
|
|
|
Vectron International |
Low Jitter VCSO Frequency Translator • 5 x 7.5 x 2.5 mm Package • Frequency Translation up to 850 MHz • VCSO based PLL for Ultra-Low Jitter • CMOS / LVDS / LVPECL Inputs compatible • Differential LVPECL or LVDS Output • CMOS Lock Detect • External Divider for Input Frequencies < 19 MHz |
|
|
|
|
Vectron International |
Low Jitter Frequency Translator • • • • • • • • • 5.0 x 7.5 mm, Hermetically sealed SMD package Frequency Translation to 77.760 MHz 3.3 Volt or 5.0 Volt Supply Tri-State Output allows board test Lock Detect Commercial or Industrial Temp. Range CMOS Output Absolute Pull Range Perfor |
|
|
|
|
Vectron International |
Low Jitter Frequency Translator • Quartz-based PLL for Ultra-Low Jitter • Frequency Translation up to 850 MHz • Accepts up to 4 ext.-muxed clock inputs • CMOS / LVDS / LVPECL Inputs compatible • Differential LVPECL or LVCMOS Output • Lock Detect / Loss of Signal Alarms • Output Di |
|
|
|
|
Vectron International |
Low Jitter Frequency Translator • Quartz-based PLL for Ultra-Low Jitter • Frequency Translation up to 850 MHz • Accepts 4 externally-muxed clock inputs • LVCMOS/LVDS/LVPECL Inputs Compatible • Differential LVPECL Outputs • Lock Detect • Output Disable • 20.3 x 13.7 x 5.1 mm surfac |
|
Desde 2024. D4U Semiconductor.
|