| No. | parte # | Fabricante | Descripción | Hoja de Datos |
|---|---|---|---|---|
|
|
|
Toshiba |
DUAL D-TYPE FLIP-FLOP cteristics Symbol Rating Unit DC supply voltage Input voltage Output voltage DC input current Power dissipation Operating temperature range Storage temperature range VDD VIN VOUT IIN PD Topr Tstg VSS − 0.5 to VSS + 20 VSS − 0.5 to VDD + 0.5 VSS |
|
|
|
|
Toshiba |
HEX SCHMMIT TRIGGER tage Output voltage DC input current Power dissipation Operating temperature range Storage temperature range VDD VIN VOUT IIN PD Topr Tstg VSS − 0.5 to VSS + 20 V VSS − 0.5 to VDD + 0.5 V VSS − 0.5 to VDD + 0.5 V ±10 mA 300 (DIP)/180 (SOIC) |
|
|
|
|
Toshiba |
(TC4011 - TC4023) NAND Gate |
|
|
|
|
Toshiba |
(TC4071 / TC4072 / TC4075) OR Gate |
|
|
|
|
Toshiba |
(TC40H138P/F) 3-to-8 Line Decoder / Demultiplexer |
|
|
|
|
Toshiba |
(TC4001Bx - TC4002Bx) CMOS Digital Integrated Circuit age Input voltage Output voltage DC input current Power dissipation Operating temperature range Storage temperature range Symbol VDD VIN VOUT IIN PD Topr Tstg Rating VSS − 0.5 to VSS + 20 VSS − 0.5 to VDD + 0.5 VSS − 0.5 to VDD + 0.5 ±10 300 (DIP)/18 |
|
|
|
|
Toshiba |
(TC4073 / TC4081 / TC4082) And Gate |
|
|
|
|
Toshiba |
Dual Binary Up Counter ion Operating temperature range Storage temperature range VDD VIN VOUT IIN PD Topr Tstg VSS − 0.5 to VSS + 20 V VSS − 0.5 to VDD + 0.5 V VSS − 0.5 to VDD + 0.5 V ±10 mA 300 (DIP)/180 (SOIC) mW −40 to 85 °C −65 to 150 °C Note: Exceedi |
|
|
|
|
Toshiba Semiconductor |
Quad 2-Input OR Gate to 150 °C Note: Exceeding any of the absolute maximum ratings, even briefly, lead to deterioration in IC performance or even destruction. Using continuously under heavy loads (e.g. the application of high temperature/current/voltage and the signif |
|
|
|
|
Toshiba Semiconductor |
QUAD BILATERAL SWITCH |
|
|
|
|
Toshiba |
Presettable Up/Down Counter |
|
|
|
|
Toshiba |
12 STAGE RIPPLE - CARRY BINARY COUNTER/DIVIDERS rating temperature range Storage temperature range VDD VIN VOUT IIN PD Topr Tstg VSS − 0.5 to VSS + 20 VSS − 0.5 to VDD + 0.5 VSS − 0.5 to VDD + 0.5 ±10 300 (DIP)/180 (SOIC) −40 to 85 −65 to 150 V V V mA mW °C °C Note: Exceeding any of the absol |
|
|
|
|
Toshiba |
HEX BUFFER/CONVERTER 54A SOP16-P-300-1.27A SOL16-P-150-1.27 : 1.00 g (typ.) : 0.18 g (typ.) : 0.13 g (typ.) 1 2007-10-01 Pin Assignment TC4049B TC4049,4050BP/BF/BFN TC4050B Circuit Diagram 1/6 TC4049B 1/6 TC4050B Absolute Maximum Ratings (Note) Characteristics Sy |
|
|
|
|
Toshiba |
Quad 2-Input NOR Gate |
|
|
|
|
Toshiba |
CMOS Digital Integrated Circuit SIlicon Monolithic |
|
|
|
|
Toshiba |
BCD-to-Seven Segment Latch / Decoder/Driver |
|
|
|
|
Toshiba |
Presettable Binary Up/Down Counter |
|
|
|
|
Toshiba |
Quad 2 Input NAND Gate e VDD VIN VOUT IIN PD Topr Tstg VSS − 0.5 to VSS + 20 VSS − 0.5 to VDD + 0.5 VSS − 0.5 to VDD + 0.5 ±10 300 (DIP)/180 (SOP) −40 to 85 −65 to 150 V V V mA mW °C °C Note: Exceeding any of the absolute maximum ratings, even briefly, lead to deterio |
|
|
|
|
Toshiba |
Hex Inverter |
|
|
|
|
Toshiba |
HEX D-Type Flip-Flop |
|
Desde 2024. D4U Semiconductor.
|