| No. | parte # | Fabricante | Descripción | Hoja de Datos |
|---|---|---|---|---|
|
|
|
STMicroelectronics |
N-channel Power MOSFET Type STF3NK100Z STP3NK100Z STD3NK100Z ■ ■ ■ ■ ■ VDSS 1000V 1000V 1000V RDS(on) Max < 6Ω < 6Ω < 6Ω ID 2.5A 2.5A 2.5A PTOT 25W 90W 90W TO-220 1 2 1 3 2 3 TO-220FP Extremely high dv/dt capability 3 100% avalanche tested Gate charge minimized Ve |
|
|
|
|
STMicroelectronics |
N-CHANNEL ENHANCEMENT MODE POWER MOS TRANSISTOR g Junction Temperature o o Value STP3N100FI 1000 1000 ± 20 3.5 2 14 100 0.8 -65 to 150 150 2 1.2 14 40 0.32 2000 Unit V V V A A A W W/o C V o o C C ( •) Pulse width limited by safe operating area December 1996 1/10 www.DataSheet.in STP3N100 |
|
|
|
|
STMicroelectronics |
STP3NA90FI ge T emperature Tj Max Operating Junction Temperature ( •)Pulse width limited by safe operating area March 1996 Value STP3NA90 S TP3NA 90F I 900 900 ± 30 3 1.9 2 1.2 12 12 100 40 1.25 0 .3 2 - 2000 -65 to 150 150 Unit V V V A A A W W/ |
|
|
|
|
STMicroelectronics |
STP3NA60 at Tc = 25 oC ID Drain Current (continuous) at Tc = 100 oC IDM( •) Drain Current (pulsed) Ptot Total Dissipation at Tc = 25 oC Derating Factor VISO Insulation Withstand Voltage (DC) Tstg Storage Temperature Tj Max. Operating Junction Temperature ( •) |
|
|
|
|
STMicroelectronics |
N-CHANNEL POWER MOSFET Order code VDS RDS(on) max. ID STP36N60M6 STW36N60M6 600 V 99 mΩ 30 A 3 2 1 TO-220 3 2 1 TO-247 x Reduced switching losses x Lower RDS(on) x area vs previous generation x Low gate input resistance x 100% avalanche tested x Zener-protected F |
|
|
|
|
STMicroelectronics |
TRISIL BIDIRECTIONAL CROWBAR PROTECTION. VOLTAGE RANGE: FROM 62 V TO 270 V. HOLDING CURRENT : IH = 150 mA min. REPETITIVE PEAK PULSE CURRENT : IPP = 30 A, 10/1000 µs. JEDEC REGISTERED PACKAGE OUTLINE DESCRIPTION The TP30-xxx series has been designed to prot |
|
|
|
|
STMicroelectronics |
N-CHANNEL Power MOSFET TAB TO-220 1 23 D(2, TAB) Order code VDS STP3NK80Z 800 V • 100% avalanche tested • Gate charge minimized • Very low intrinsic capacitance • Zener-protected Applications RDS(on) max. 4.5 Ω ID 2.5 A • Switching applications G(1) Descriptio |
|
|
|
|
STMicroelectronics |
N-Channel MOSFET TAB TO-220 1 23 Order code VDS RDS(on) max. ID STP3NK90Z 900 V 4.8 Ω 3A • 100% avalanche tested • Gate charge minimized • Very low intrinsic capacitance • Zener-protected D(2, TAB) Applications • Switching applications G(1) Description |
|
|
|
|
STMicroelectronics |
STP3NA80FI P tot V ISO T stg Tj Drain-source Voltage (V GS = 0) Drain-gate Voltage (RG S = 20 k Ω ) Gate-source Voltage Drain Current (continuous) at T c = 25 oC Drain Current (continuous) at T c = 100 oC Drain Current (pulsed) Total Dissipation at Tc = 25 C De |
|
|
|
|
STMicroelectronics |
N-channel Power MOSFET TAB Order code VDS RDS(on)max. ID Package TAB t(s) 3 1 c D2PAK TO-220 1 23 Produ D(2, TAB) olete G(1) - Obs S(3) AM01475V1 roduct(s) Product status link te P STB3N62K3 Obsole STP3N62K3 STB3N62K3 STP3N62K3 620 V 2.5 Ω • 100% avalanch |
|
|
|
|
STMicroelectronics |
N-channel Power MOSFET TAB 3 2 1 TO-220 Figure 1. Internal schematic diagram ' 7$% Order code STP310N10F7 VDS RDS(on) max. ID 100 V 2.7 mΩ 180 A • Ultra low on-resistance • 100% avalanche tested Applications • Switching applications Description This device utiliz |
|
|
|
|
STMicroelectronics |
STP3NA50 at Tc = 25 oC ID Drain Current (continuous) at Tc = 100 oC IDM( •) Drain Current (pulsed) Ptot Total Dissipation at Tc = 25 oC Derating Factor VISO Insulation Withstand Voltage (DC) Tstg Storage Temperature Tj Max. Operating Junction Temperature ( •) |
|
|
|
|
STMicroelectronics |
N-channel Power MOSFET TAB 3 2 1 TO-220 Order code STP3NK50Z VDS RDS(on)max. ID 500 V 3.3 Ω 2.3 A • Extremely high dv/dt capability • ESD improved capability • 100% avalanche tested • Gate charge minimized • Zener-protected PTOT 45 W Figure 1. Internal schematic diag |
|
|
|
|
STMicroelectronics |
N-Channel Power MOSFET Order code VDS RDS(on) max. ID STP3NK90ZFP 900 V 4.8 Ω 3A 3 2 1 TO-220FP D(2) • 100% avalanche tested • Gate charge minimized • Very low intrinsic capacitance • Zener-protected Applications G(1) • Switching applications Description Thi |
|
|
|
|
STMicroelectronics |
TRISIL BIDIRECTIONAL CROWBAR PROTECTION. VOLTAGE RANGE: FROM 62 V TO 270 V. HOLDING CURRENT : IH = 150 mA min. REPETITIVE PEAK PULSE CURRENT : IPP = 30 A, 10/1000 µs. JEDEC REGISTERED PACKAGE OUTLINE DESCRIPTION The TP30-xxx series has been designed to prot |
|
|
|
|
STMicroelectronics |
N-channel Power MOSFET Order code VDS STD3N80K5 STF3N80K5 STP3N80K5 STU3N80K5 800 V RDS(on) max. 3.5 Ω ID 2.5 A PTOT 60 W 20 W 60 W Industry’s lowest RDS(on) x area Industry’s best FoM (figure of merit) Ultra-low gate charge 100% avalanche tested Zener-pr |
|
|
|
|
STMicroelectronics |
N-CHANNEL ENHANCEMENT MODE POWER MOS TRANSISTOR c = 100 oC Drain Current (pulsed) Total Dissipation at Tc = 25 C Derating Factor Insulation Withstand Voltage (DC) Storage Temperature Max. Operating Junction Temperature o o Value STP32N06LFI 60 60 ± 15 32 22 128 105 0.7 -65 to 175 175 19 13 128 |
|
|
|
|
STMicroelectronics |
N-CHANNEL ENHANCEMENT MODE POWER MOS TRANSISTOR g Junction Temperature o o Value STP3N100FI 1000 1000 ± 20 3.5 2 14 100 0.8 -65 to 150 150 2 1.2 14 40 0.32 2000 Unit V V V A A A W W/o C V o o C C ( •) Pulse width limited by safe operating area December 1996 1/10 www.DataSheet.in STP3N100 |
|
|
|
|
STMicroelectronics |
N-channel MOSFET TAB 3 12 TO-220FP ) TAB t(s 3 c 2 TO-220 1 rodu D(2, TAB) lete P G(1) roduct(s) - Obso S(3) I2PAK 1 2 3 3 12 TO-247 Order codes VDS at Tjmax. RDS(on) max. ID STF32N65M5 STI32N65M5 STP32N65M5 710 V 119 mΩ 24 A STW32N65M5 • Extremely low R |
|
|
|
|
STMicroelectronics |
TRISIL BIDIRECTIONAL CROWBAR PROTECTION. VOLTAGE RANGE: FROM 62 V TO 270 V. HOLDING CURRENT : IH = 150 mA min. REPETITIVE PEAK PULSE CURRENT : IPP = 30 A, 10/1000 µs. JEDEC REGISTERED PACKAGE OUTLINE DESCRIPTION The TP30-xxx series has been designed to prot |
|
Desde 2024. D4U Semiconductor.
|