No. | parte # | Fabricante | Descripción | Hoja de Datos |
---|---|---|---|---|
|
|
STMicroelectronics |
High power density 600V Half bridge driver • 600 V system-in-package integrating half-bridge gate driver and high-voltage power GaN transistors in asymmetrical configuration: – QFN 9 x 9 x 1 mm package – RDS(ON) = 225 mΩ (LS) + 450 mΩ (HS) – IDS(MAX) = 6.5 A (LS) + 4 A (HS) • Reverse current |
|
|
|
STMicroelectronics |
High power density 600V Half bridge driver • 600 V system-in-package integrating half-bridge gate driver and high-voltage power GaN transistors in asymmetrical configuration: – QFN 9 x 9 x 1 mm package – RDS(ON) = 150 mΩ (LS) + 225 mΩ (HS) – IDS(MAX) = 10 A (LS) + 6.5 A (HS) • Reverse current |
|
|
|
STMicroelectronics |
GATE J-K MASTER-SLAVE FLIP-FLOPS he gated J-K input control transfer of information into the master section during clocked operation. Information on the J-K PIN CONNECTIONS 4095B 4096B M1 (Micro Package) C1 (Chip Carrier) ORDER CODES : HCC40XXBF HCF40XXBM1 HCF40XXBEY HCF40XXBC1 |
|
|
|
STMicroelectronics |
MASK - PROGRAMMABLE SPEECH CIRCUITS |
|
|
|
STMicroelectronics |
GATE J-K MASTER-SLAVE FLIP-FLOPS he gated J-K input control transfer of information into the master section during clocked operation. Information on the J-K PIN CONNECTIONS 4095B 4096B M1 (Micro Package) C1 (Chip Carrier) ORDER CODES : HCC40XXBF HCF40XXBM1 HCF40XXBEY HCF40XXBC1 |
|
|
|
STMicroelectronics |
GATE J-K MASTER-SLAVE FLIP-FLOPS he gated J-K input control transfer of information into the master section during clocked operation. Information on the J-K PIN CONNECTIONS 4095B 4096B M1 (Micro Package) C1 (Chip Carrier) ORDER CODES : HCC40XXBF HCF40XXBM1 HCF40XXBEY HCF40XXBC1 |
|
|
|
STMicroelectronics |
Rad-hard dual J-K master-slave flip-flop • ESCC qualified • 18 V Absolute maximum ratings • 3 V to 15 V operating voltage • Hermetic packages • Rad-hard 100 krad (Si) TID • SEL immune up to 119 MeV.cm²/mg • SEU immune up to 119 MeV.cm²/mg • -55 °C to +125 °C temperature range • ESCC specifi |
|
|
|
STMicroelectronics |
GATE J-K MASTER-SLAVE FLIP-FLOPS he gated J-K input control transfer of information into the master section during clocked operation. Information on the J-K PIN CONNECTIONS 4095B 4096B M1 (Micro Package) C1 (Chip Carrier) ORDER CODES : HCC40XXBF HCF40XXBM1 HCF40XXBEY HCF40XXBC1 |
|
|
|
STMicroelectronics |
DUAL-J-K MASTER-SLAVE FLIP-FLOP hip integrated circuit containing two identical complementary-symmetry J-K master-slave flip-flops. Each flip-flop has provisions for individual J, K, Set, Reset, and Clock input signals, Buffered Q and Q signals are provided as outputs. This input-o |
|
|
|
STMicroelectronics |
MASK - PROGRAMMABLE SPEECH CIRCUITS |
|
|
|
STMicroelectronics |
MASK - PROGRAMMABLE SPEECH CIRCUITS |
|
|
|
STMicroelectronics |
IO-Link communication master transceiver • Supply voltage from 18 V to 32.5 V • Programmable output stages: high-side, low-side or push-pull (< 2 Ω) • Up to 500 mA L+ protected high-side driver • COM1, COM2 and COM3 mode supported • Additional IEC61131-2 type 1 input • Short-circuit and ove |
|
|
|
STMicroelectronics |
High power density 600V half-bridge driver • 600 V system-in-package integrating half-bridge gate driver and high-voltage GaN power transistors: – QFN 9 x 9 x 1 mm package – RDS(ON) = 450 mΩ – IDS(MAX) = 4 A • Reverse current capability • Zero reverse recovery loss • UVLO protection on low-si |
|
|
|
STMicroelectronics |
High power density 600V Half bridge driver • 600 V system-in-package integrating half-bridge gate driver and high-voltage power GaN transistors: – QFN 9 x 9 x 1 mm package – RDS(ON) = 150 mΩ – IDS(MAX) = 10 A • Reverse current capability • Zero reverse recovery loss • UVLO protection on low-s |
|
|
|
STMicroelectronics |
MASK - PROGRAMMABLE SPEECH CIRCUITS |
|
|
|
STMicroelectronics |
MASK - PROGRAMMABLE SPEECH CIRCUITS |
|
|
|
STMicroelectronics |
(PBL3726 Series) MASK - PROGRAMMABLE SPEECH CIRCUITS |
|
|
|
STMicroelectronics |
USB 2.0 HIGH SPEED MASS STORAGE MICROCONTROLLER Program memory User RAM (stack) - bytes Peripherals USB interface # of NAND devices supported Operating Supply Operating Temperature Packages ST7267C8 54K 4K (256) WDG, TBU, Timer, SPI, MSCI USB 2.0 4 2.7V to 3.6V 0°C to +70°C TQFP48 7x7 TQFP64 10x |
|
|
|
STMicroelectronics |
High power density 600V half-bridge driver • 600 V system-in-package integrating half-bridge gate driver and high-voltage GaN power transistors: – QFN 9 x 9 x 1 mm package – RDS(ON) = 225 mΩ – IDS(MAX) = 6.5 A • Reverse current capability • Zero reverse recovery loss • UVLO protection on low- |
|