| No. | parte # | Fabricante | Descripción | Hoja de Datos |
|---|---|---|---|---|
|
|
|
ICS |
Dual Output Phase Controlled SSTL_3/PECL Clock Generator The ICS1524A is a low-cost, very high-performance • frequency generator and phase controlled clock synthe- sizer. It is perfectly suited to phase controlled clock synthesis and distribution as well as line-locked and genlocked applications. • • |
|
|
|
|
Silicon Storage Technology |
(SST89x54 - SST89x516) Flash Flex51 MCU • 8-bit 8051-Compatible Microcontroller (MCU) with Embedded SuperFlash Memory – Fully Software Compatible – Development Toolset Compatible – Pin-For-Pin Package Compatible • SST89E5xxRD2 Operation – 0 to 40 MHz at 5V • SST89V5xxRD2 Operation – 0 to |
|
|
|
|
ETC |
SST89C59 |
|
|
|
|
Silicon Storage Technology |
(SST48CFxxx) CompactFlash Card • CompactFlash Association specification standard • 8, 16, 24, 32, 48, 64, 96, 128, 192, and 256 MByte capacities • Small Form Factor: 36.4 mm x 42.8 mm x 3.3 mm • Supports 5.0-Volt and 3.3-Volt Read and Write – 4.5-5.5V, 3.135-3.465V for commercial |
|
|
|
|
NXP |
1.8 V high output drive 25-bit 1 : 1 or 14-bit 1 : 2 configurable registered buffer s Configurable register supporting DDR2 Registered DIMM applications s Higher output drive strength version of SSTU32866 optimized for high-capacitive load nets s Configurable to 25-bit 1 : 1 mode or 14-bit 1 : 2 mode s Controlled output impedance driv |
|
|
|
|
Integrated Circuit Systems |
DDR 13-Bit to 26-Bit Registered Buffer • Differential clock signals • Meets SSTL_2 signal data • Supports SSTL_2 class I specifications on outputs • Low-voltage operation - VDD = 2.3V to 2.7V • Available in 64 pin TSSOP and 56 pin MLF packages • Exceeds SSTVN16859 performance Pin Config |
|
|
|
|
Microchip |
3.0V 16 Mbit Serial Quad I/O (SQI) Flash Memory • Single Voltage Read and Write Operations - 2.7-3.6V • Serial Interface Architecture - Nibble-wide multiplexed I/O’s with SPI-like serial command structure - Mode 0 and Mode 3 - x1/x2/x4 Serial Peripheral Interface (SPI) Protocol • High Speed Clock |
|
|
|
|
Microchip |
64-Mbit Serial Quad I/O (SQI) Flash Memory • Factory-Programmed with EUI-48 and EUI-64 Globally Unique Identifier - Secure, read-only access in Serial Flash Discoverable Parameter (SFDP) table • Single Voltage Read and Write Operations - 2.7-3.6V or 2.3-3.6V • Serial Interface Architecture - |
|
|
|
|
SeCoS |
N-Ch Enhancement Mode Power MOSFET Advanced High Cell Density Trench Technology Super Low Gate Charge Green Device Available F C H DG K J MARKING 1N20 = Date Code PACKAGE INFORMATION Package MPQ SOT-26 3K Leader Size 7 inch ORDER INFORMATION Part Number Type SST1N20- |
|
|
|
|
SeCoS |
Dual N-Ch Enhancement Mode Power MOSFET tinuous Drain Current Pulsed Drain Current 1 Lead Temperature for Soldering Purposes @1/8’’ from case for 10s Junction and Storage Temperature Range ID IDM TL TJ, TSTG Thermal Data Thermal Resistance from Junction-Ambient RθJA Note: 1. Repetitiv |
|
|
|
|
Analog Devices |
SST Digital Temperature Sensor and Voltage Monitor 1 on-chip temperature sensor 1 remote temperature sensor Monitors up to 5 voltages Simple Serial Transport™ (SST™) interface GENERAL DESCRIPTION The ADT7485A is a digital temperature sensor and voltage monitor for use in PC applications with a Simpl |
|
|
|
|
SST |
(SST25LF020A / SST25LF040A) 2 Mbit / 4 Mbit SPI Serial Flash • Single 3.0-3.6V Read and Write Operations • Serial Interface Architecture – SPI Compatible: Mode 0 and Mode 3 • 33 MHz Max Clock Frequency • Superior Reliability – Endurance: 100,000 Cycles (typical) – Greater than 100 years Data Retention • Low P |
|
|
|
|
SST |
1 Mbit SPI Serial Flash • Single 2.7-3.6V Read and Write Operations • Serial Interface Architecture – SPI Compatible: Mode 0 and Mode 3 • 33 MHz Max Clock Frequency • Superior Reliability – Endurance: 100,000 Cycles (typical) – Greater than 100 years Data Retention • Low P |
|
|
|
|
SST |
SST27SF512 • Organized as 32K x8 / 64K x8 / 128K x8 / 256K x8 • 4.5-5.5V Read Operation • Superior Reliability – Endurance: At least 1000 Cycles – Greater than 100 years Data Retention • Low Power Consumption – Active Current: 20 mA (typical) – Standby Current |
|
|
|
|
NXP |
1.8 V high output drive configurable registered buffer s Configurable register supporting DDR2 Registered DIMM applications s Higher output drive strength version of SSTU32864 optimized for high-capacitive load nets s Configurable to 25-bit 1 : 1 mode or 14-bit 1 : 2 mode s Controlled output impedance driv |
|
|
|
|
Microchip |
3.0V 16 Mbit Serial Quad I/O (SQI) Flash Memory • Single Voltage Read and Write Operations - 2.7-3.6V • Serial Interface Architecture - Nibble-wide multiplexed I/O’s with SPI-like serial command structure - Mode 0 and Mode 3 - x1/x2/x4 Serial Peripheral Interface (SPI) Protocol • High Speed Clock |
|
|
|
|
Philips |
2.5 V 13-bit to 26-bit SSTL_2 registered buffer • Stub-series terminated logic for 2.5 V VDD (SSTL_2) • Optimized for stacked DDR (Double Data Rate) SDRAM applications DDR (Double Data Rate) SDRAM and SDRAM II Memory Modules. Different from traditional SDRAM, DDR SDRAM transfers data on both clo |
|
|
|
|
Microchip |
High-Efficiency Power Amplifier • High Gain: - Typically 39 dB gain across 2.4 –2.5 GHz over temperature -20°C to +85°C • High linear output power: - >30 dBm P1dB - Please refer to “Absolute Maximum Stress Ratings” on page 5 - Meets 802.11g OFDM spectrum mask requirement up to 28 dB |
|
|
|
|
Microchip |
1.8V 4 Mbit and 8 Mbit Serial Quad I/O (SQI) Flash Memory • Single Voltage Read and Write Operations - 1.65-1.95V • Serial Interface Architecture - Mode 0 and Mode 3 - Nibble-wide multiplexed I/O’s with SPI-like serial command structure - x1/x2/x4 Serial Peripheral Interface (SPI) Protocol • High Speed Cloc |
|
|
|
|
Renesas |
13-BIT TO 26-BIT REGISTERED BUFFER • 1:2 register buffer • Meets or exceeds JEDEC standard SSTVF16859 • 2.3V to 2.7V Operation for PC1600, PC2100, and PC2700 • 2.5V to 2.7V Operation for PC3200 • SSTL_2 Class I style data inputs/outputs • Differential CLK input • RESET control compat |
|
Desde 2024. D4U Semiconductor.
|