| No. | parte # | Fabricante | Descripción | Hoja de Datos |
|---|---|---|---|---|
|
|
|
Renesas |
PCIe Gen1-5 Low-Power PhiClock Generators ▪ 2 or 4 programmable output pairs plus 2 LVCMOS REF outputs ▪ 1MHz –325MHz LVDS or LP-HCSL outputs ▪ 1MHz-200MHz LVCMOS outputs Features ▪ 1.8V to 3.3V power supplies ▪ Individual 1.8V, 2.5V or 3.3V VDDO for each output pair ▪ Supports HCSL, LVDS an |
|
|
|
|
Renesas |
Programmable PhiClock Generators ▪ 9FGV1001: 4 programmable output pairs plus 2 REF outputs ▪ 9FGV1005: 2 programmable output pairs plus 1 REF output ▪ 1 integer output frequency per configuration ▪ 1MHz –325MHz differential outputs ▪ 1MHz –200MHz single-ended outputs Features ▪ 1.8V |
|
|
|
|
Renesas |
PCIe Gen1-5 Low-Power PhiClock Generators ▪ 2 or 4 programmable output pairs plus 2 LVCMOS REF outputs ▪ 1MHz –325MHz LVDS or LP-HCSL outputs ▪ 1MHz-200MHz LVCMOS outputs Features ▪ 1.8V to 3.3V power supplies ▪ Individual 1.8V, 2.5V or 3.3V VDDO for each output pair ▪ Supports HCSL, LVDS an |
|
|
|
|
Renesas |
Low-Power Programmable PhiClock Generator ▪ 1 integer output frequency per configuration ▪ 2 programmable output pairs plus 1 LVCMOS REF output ▪ 1MHz –325MHz LVDS or LP-HCSL outputs ▪ 1MHz –200MHz LVCMOS outputs Block Diagram Features ▪ 1.8V –3.3V operation ▪ Individual 1.8V –3.3V VDDO for eac |
|
|
|
|
Renesas |
Programmable PhiClock Generators ▪ 9FGV1001: 4 programmable output pairs plus 2 REF outputs ▪ 9FGV1005: 2 programmable output pairs plus 1 REF output ▪ 1 integer output frequency per configuration ▪ 1MHz –325MHz differential outputs ▪ 1MHz –200MHz single-ended outputs Features ▪ 1.8V |
|
|
|
|
Renesas |
TRIPLE 10-BIT LVDS TRANSMITTER • Pin compatible with THine THC63LVD103 • Wide pixel clock range: 8 - 135 MHz • Supports a wide range of video and graphics modes including VGA, SVGA, XGA, SXGA, SXGA+, NTSC, PAL, SDTV, and HDTV up to 1080I or 720P • Internal PLL requires no external |
|
|
|
|
Renesas |
TRIPLE 10-BIT LVDS TRANSMITTER • Pin compatible with THine THC63LVD103 • Wide pixel clock range: 8 - 135 MHz • Guaranteed operation over -20 to +85° C ambient temperature • Supports a wide range of video and graphics modes including VGA, SVGA, XGA, SXGA, SXGA+, NTSC, PAL, SDTV, an |
|
|
|
|
Renesas Technology |
CMOS STATIC RAM Access time (max) Power supply current Type name M5M5V108DFP,VP,KV-70H VCC Active stand-by (1MHz) (max) (max) 70ns 2.7~3.6V 5mA 12µA DATA INPUTS/ OUTPUTS NC 1 A16 2 A14 3 A12 4 A7 5 A6 6 A5 7 A4 8 A3 9 A2 10 A1 11 A0 12 DQ1 13 DQ2 14 DQ3 15 G |
|
|
|
|
Renesas Technology |
Silicon Schottky Barrier Diode • Low forward voltage drop and suitable for high efficiency rectifying. • Thin Ultra small Resin Package (TURP) is suitable for high density surface mounting and high speed assembly. Ordering Information Type No. HRV103A Laser Mark S1 Package Code T |
|
|
|
|
Renesas Technology |
Silicon Schottky Barrier Diode • Low reverse current and suitable for high efficiency rectifying. • Thin Ultra small Resin Package (TURP) is suitable for high density surface mounting and high speed assembly. Ordering Information Part No. HRV103B Laser Mark S2 Package Name TURP P |
|
|
|
|
Renesas |
Triple 3-input Positive NAND Gates • VCC = 2.0 V to 5.5 V operation • All inputs VIH (Max.) = 5.5 V (@VCC = 0 V to 5.5 V) • All outputs VO (Max.) = 5.5 V (@VCC = 0 V) • Typical VOL ground bounce < 0.8 V (@VCC = 3.3 V, Ta = 25°C) • Typical VOH undershoot > 2.3 V (@VCC = 3.3 V, Ta = 25 |
|
|
|
|
Renesas Technology |
CMOS STATIC RAM Access time (max) Power supply current Type name M5M5V108DFP,VP,KV-70H VCC Active stand-by (1MHz) (max) (max) 70ns 2.7~3.6V 5mA 12µA DATA INPUTS/ OUTPUTS NC 1 A16 2 A14 3 A12 4 A7 5 A6 6 A5 7 A4 8 A3 9 A2 10 A1 11 A0 12 DQ1 13 DQ2 14 DQ3 15 G |
|
|
|
|
Renesas Technology |
CMOS STATIC RAM Access time (max) Power supply current Type name M5M5V108DFP,VP,KV-70H VCC Active stand-by (1MHz) (max) (max) 70ns 2.7~3.6V 5mA 12µA DATA INPUTS/ OUTPUTS NC 1 A16 2 A14 3 A12 4 A7 5 A6 6 A5 7 A4 8 A3 9 A2 10 A1 11 A0 12 DQ1 13 DQ2 14 DQ3 15 G |
|
Desde 2024. D4U Semiconductor.
|