No. | parte # | Fabricante | Descripción | Hoja de Datos |
---|---|---|---|---|
|
|
Renesas Technology |
RENESAS 16-BIT SINGLE-CHIP MICROCOMPUTER The R8C/LA3A Group, R8C/LA5A Group, R8C/LA6A Group, and R8C/LA8A Group of single-chip MCUs incorporate the R8C CPU core, which implements a powerful instruction set for a high level of efficiency and supports a 1 Mbyte address space, allowing execut |
|
|
|
Renesas |
MCU The R8C/36A Group of single-chip MCUs incorporate the R8C CPU core, employing sophisticated instructions for a high level of efficiency. With 1 Mbyte of address space, and it is capable of executing instructions at high speed. In addition, the CPU co |
|
|
|
Renesas |
16-BIT SINGLE-CHIP MICROCOMPUTER The R8C/LA3A Group, R8C/LA5A Group, R8C/LA6A Group, and R8C/LA8A Group of single-chip MCUs incorporate the R8C CPU core, which implements a powerful instruction set for a high level of efficiency and supports a 1 Mbyte address space, allowing executi |
|
|
|
Renesas |
MCU The R8C/3JA Group of single-chip MCUs incorporates the R8C CPU core, employing sophisticated instructions for a high level of efficiency. With 1 Mbyte of address space, and it is capable of executing instructions at high speed. In addition, the CPU c |
|
|
|
Renesas |
MCU The R8C/3GA Group of single-chip MCUs incorporates the R8C CPU core, employing sophisticated instructions for a high level of efficiency. With 1 Mbyte of address space, and it is capable of executing instructions at high speed. In addition, the CPU c |
|
|
|
Renesas |
MCU The R8C/38A Group of single-chip MCUs incorporate the R8C CPU core, employing sophisticated instructions for a high level of efficiency. With 1 Mbyte of address space, and it is capable of executing instructions at high speed. In addition, the CPU co |
|
|
|
Renesas Technology |
Triac T (RMS) www.DataSheet4U.com • I :8A • VDRM : 600 V • IFGTI, IRGTI, IRGT III : 30 mA (20 mA)Note6 • Non-Insulated Type • Planar Passivation Type Outline RENESAS Package code: PRSS0004AA-A (Package name: TO-220) 4 2, 4 1. 2. 3. 4. T1 Terminal T2 Ter |
|
|
|
Renesas |
MCU The R8C/32A Group of single-chip MCUs incorporates the R8C CPU core, employing sophisticated instructions for a high level of efficiency. With 1 Mbyte of address space, and it is capable of executing instructions at high speed. In addition, the CPU c |
|
|
|
Renesas |
16-BIT SINGLE-CHIP MICROCOMPUTER The R8C/LA3A Group, R8C/LA5A Group, R8C/LA6A Group, and R8C/LA8A Group of single-chip MCUs incorporate the R8C CPU core, which implements a powerful instruction set for a high level of efficiency and supports a 1 Mbyte address space, allowing executi |
|
|
|
Renesas |
16-BIT SINGLE-CHIP MICROCOMPUTER The R8C/LA3A Group, R8C/LA5A Group, R8C/LA6A Group, and R8C/LA8A Group of single-chip MCUs incorporate the R8C CPU core, which implements a powerful instruction set for a high level of efficiency and supports a 1 Mbyte address space, allowing executi |
|
|
|
Renesas |
16-BIT SINGLE-CHIP MICROCOMPUTER The R8C/LA3A Group, R8C/LA5A Group, R8C/LA6A Group, and R8C/LA8A Group of single-chip MCUs incorporate the R8C CPU core, which implements a powerful instruction set for a high level of efficiency and supports a 1 Mbyte address space, allowing executi |
|
|
|
Renesas Technology |
Triac • IT (RMS) : 8 A • VDRM : 600 V www.DataSheet4U.com • IFGTI, IRGTI, IRGT III : 30 mA (20 mA)Note6 • Non-Insulated Type • Planar Passivation Type Outline RENESAS Package code: PRSS0004AA-A (Package name: TO-220) 4 2, 4 1. 2. 3. 4. T1 Terminal T2 Term |
|
|
|
Renesas Technology |
Triac • IT (RMS) : 8 A • VDRM : 600 V www.DataSheet4U.com • IFGTI, IRGTI, IRGT III : 30 mA (20 mA)Note6 • Non-Insulated Type • Planar Passivation Type Outline RENESAS Package code: PRSS0004AB-A (Package name: TO-220S) 4 2, 4 1. 2. 3. 4. T1 Terminal T2 Ter |
|
|
|
Renesas Technology |
Triac T (RMS) www.DataSheet4U.com • I :8A • VDRM : 600 V • IFGTI, IRGTI, IRGT III : 30 mA (20 mA)Note6 • Non-Insulated Type • Planar Passivation Type Outline RENESAS Package code: PRSS0004AB-A (Package name: TO-220S) 4 2, 4 1. 2. 3. 4. T1 Terminal T2 Te |
|