| No. | parte # | Fabricante | Descripción | Hoja de Datos |
|---|---|---|---|---|
|
|
|
Renesas |
Synchronous Decade Counter an internal carry look-ahead for application in high-speed counting designs. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs changes coincident with each other when so instructed by the count-enab |
|
|
|
|
Renesas |
1-of-8-line Data Selector/Multiplexer both true (Y) and complement (W) outputs. The strobe input must be at a low logic level to enable this multiplexer. A high logic level at the strobe forces the W output high and the Y output low. Features • High Speed Operation: tpd (Any D to Y or |
|
|
|
|
Renesas |
12-bit Address Comparator and enable input (G). When G is low, the device is enabled. When G is high, the device is disabled and the output is high regardless of the A and P inputs. Features • High Speed Operation: tpd (A to Y) = 18 ns typ (CL = 50 p |
|
|
|
|
Renesas |
Quadruple 2-Input Positive NOR Gates • Ordering Information REJ03D0389 –0200 Rev.2.00 Feb.18.2005 Part Name Package Type Package Code (Previous Code) Package Abbreviation HD74LS02P DILP-14 pin PRDP0014AB-B (DP-14AV) P HD74LS02FPEL SOP-14 pin (JEITA) PRSP0014DF-B FP (FP-14DA |
|
|
|
|
Renesas Technology |
Retriggerable Monostable Multivibrator output pulse duration control by three methods. In the first method, the A input is low and the B input goes high. In the second method, the B input is high and the A input goes low. In the third method, the A input is low, the B input is high, and t |
|
|
|
|
Renesas |
Dual Bus Buffer Inverted • The basic gate function is lined up as Renesas uni logic series. • Supplied on emboss taping for high-speed automatic mounting. • Supply voltage range : 1.2 to 3.6 V Operating temperature range: −40 to +85°C • All inputs VIH (Max.) = 3.6 V (@V |
|
|
|
|
Renesas |
Dual Retriggerable Monostable Multivibrators output pulse width control by three method. The basic pulse time is programmed by selection of external resistance and capacitance values. Once triggered, the basic pulse width may be extended by retriggering the gated low-level -active (A) or high-l |
|
|
|
|
Renesas |
Hex Inverters / Hex Inverters • Ordering Information • HD74LS04 Part Name HD74LS04P HD74LS04FPEL HD74LS04RPEL Package Type DILP-14 pin SOP-14 pin (JEITA) SOP-14 pin (JEDEC) Package Code (Previous Code) PRDP0014AB-B (DP-14AV) PRSP0014DF-B (FP-14DAV) PRSP0014DE-A (FP-14DNV) Pac |
|
|
|
|
Renesas |
Dual Retriggerable Monostable Multivibrators output pulse width control by three method. The basic pulse time is programmed by selection of external resistance and capacitance values. Once triggered, the basic pulse width may be extended by retriggering the gated low-level -active (A) or high-l |
|
|
|
|
Renesas |
Quadruple 2-Input Positive AND Gates • Ordering Information Part Name Package Type Package Code (Previous Code) Package Abbreviation HD74LS08P DILP-14 pin PRDP0014AB-B (DP-14AV) P HD74LS08FPEL SOP-14 pin (JEITA) PRSP0014DF-B (FP-14DAV) FP HD74LS08RPEL SOP-14 pin (JEDEC) PR |
|
|
|
|
Renesas |
Octal Bus Transceivers low power dissipation that is about 1/5 of high speed bipolar logic IC. When the frequency is 10 MHz. The device has eight bus transceivers with three state outputs in a 20 pin package. Each device has an active low enable input (G) and a direction c |
|
|
|
|
Renesas |
Dual JK Negative Edge-Triggered Flip-Flop individual J, K, Clock and asynchronous Set and Clear inputs to each flipflop. When the clock goes High, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may change when the clock is High and the bistable will p |
|
|
|
|
Renesas |
16-bit Buffers / Line Drivers • VCC = 2.7 to 5.5 V • All inputs VIH (Max) = 5.5 V (@VCC = 0 to 5.5 V) • All outputs VO (Max) = 5.5 V (@VCC = 0 V or output off state) • Typical VOL ground bounce < 0.8 V (@VCC = 3.3 V, Ta = 25°C) • Typical VOH undershoot > 2.0 V (@VCC = 3.3 V, |
|
|
|
|
Renesas |
Octal D-type Transparent Latches • High Speed Operation: tpd (D to Q) = 16 ns typ (CL = 50 pF) • High Output Current: Fanout of 15 LSTTL Loads • Wide Operating Voltage: VCC = 2 to 6 V • Low Input Current: 1 µA max • Low Quiescent Supply Current: ICC (static) = 4 µA max (Ta = 25°C |
|
|
|
|
Renesas |
Octal Bus Transceivers • High Speed Operation: tpd = 12 ns typ (CL = 50 pF) • High Output Current: Fanout of 15 LSTTL Loads • Wide Operating Voltage: VCC = 2 to 6 V • Low Input Current: 1 µA max • Low Quiescent Supply Current: ICC (static) = 4 µA max (Ta = 25°C) • Order |
|
|
|
|
Renesas |
8-bit Shift Register gated clock inputs and an overriding clear input. The parallel-in or serial-in modes are established by the shift / load input. When high, this input enables the serial data input and couples the eight flip-flops for serial shifting with each clock |
|
|
|
|
Renesas |
Synchronous Up/Down Decade Counter allows the counters to be used as divide-by-n counters by modifying the count length with the preset inputs. In addition both counters can also be cleared. This is accomplished by inputting a high on the clear input. All 4 internal st |
|
|
|
|
Renesas |
18-bit Universal Bus Transceivers • VCC = 2.3 V to 3.6 V • Typical VOL ground bounc |
|
|
|
|
Renesas |
Octal D-type Transparent Latches • VCC = 2.0 V to 5.5 V operation • All inputs VIH (Max.) = 5.5 V (@VCC = 0 V to 5.5 V) • All outputs VO (Max.) = 5.5 V (@VCC = 0 V) • Typical VOL ground bounce < 0.8 V (@VCC = |
|
|
|
|
Renesas |
Octal D-type Positive-edge-triggered Flip-Flops • Ordering Information Part Name Package Type Package Code (Previous Code) Package Abbreviation HD74LS273P DILP-20 pin PRDP0020AC-B (DP-20NEV) P HD74LS273FPEL SOP-20 pin (JEITA) PRSP0020DD-B FP (FP-20DAV) HD74LS273RPEL SOP-20 pin (JEDEC |
|
Desde 2024. D4U Semiconductor.
|