No. | parte # | Fabricante | Descripción | Hoja de Datos |
---|---|---|---|---|
|
|
Renesas |
Digitally Controlled Potentiometer • Solid-State Potentiometer • Three-Wire Serial Interface • 100 Wiper Tap Points - Wiper Position Stored in Non-volatile Memory and Recalled on Power-up • 99 Resistive Elements - Temperature Compensated - End-to-End Resistance, ±20% - Terminal Voltag |
|
|
|
Renesas |
Digitally Controlled Potentiometer • Solid-State Potentiometer • Three-Wire Serial Interface • 100 Wiper Tap Points - Wiper Position Stored in Non-volatile Memory and Recalled on Power-up • 99 Resistive Elements - Temperature Compensated - End-to-End Resistance, ±20% - Terminal Voltag |
|
|
|
Renesas |
NPN Transistor |
|
|
|
Renesas |
Digitally Controlled Potentiometer • Solid-State Potentiometer • Three-Wire Serial Interface • 100 Wiper Tap Points - Wiper Position Stored in Non-volatile Memory and Recalled on Power-up • 99 Resistive Elements - Temperature Compensated - End-to-End Resistance, ±20% - Terminal Voltag |
|
|
|
Renesas |
Digitally Controlled Potentiometer • Solid-State Potentiometer • Three-Wire Serial Interface • 100 Wiper Tap Points - Wiper Position Stored in Non-volatile Memory and Recalled on Power-up • 99 Resistive Elements - Temperature Compensated - End-to-End Resistance, ±20% - Terminal Voltag |
|
|
|
Renesas |
Digitally Controlled Potentiometer • Solid-State Potentiometer • Three-Wire Serial Interface • 100 Wiper Tap Points - Wiper Position Stored in Non-volatile Memory and Recalled on Power-up • 99 Resistive Elements - Temperature Compensated - End-to-End Resistance, ±20% - Terminal Voltag |
|
|
|
Renesas |
Dual JK Flip-Flop • Outputs Source/Sink 24 mA • HD74ACT107 has TTL-Compatible Inputs • Ordering Information: Ex. HD74AC107 Part Name Package Type Package Code Package Abbreviation Taping Abbreviation (Quantity) HD74AC107FPEL SOP-14 pin (JEITA) FP-14DAV FP EL (2, |
|
|
|
Renesas |
NPN Transistor |
|
|
|
Renesas |
Dual J-K Flip-Flops • High Speed Operation: tpd (Clock to Q) = 20 ns typ (CL = 50 pF) • High Output Current: Fanout of 10 LSTTL Loads • Wide Operating Voltage: VCC = 2 to 6 V • Low Input Current: 1 µA max • Low Quiescent Supply Current: ICC (static) = 2 µA max (Ta = 2 |
|
|
|
Renesas |
Digitally Controlled Potentiometer • Solid-State Potentiometer • Three-Wire Serial Interface • 100 Wiper Tap Points - Wiper Position Stored in Non-volatile Memory and Recalled on Power-up • 99 Resistive Elements - Temperature Compensated - End-to-End Resistance, ±20% - Terminal Voltag |
|
|
|
Renesas |
Dual J-K Flip-Flops • High Speed Operation: tpd (Clock to Q) = 15 ns typ (CL = 50 pF) • High Output Current: Fanout of 10 LSTTL Loads • Wide Operating Voltage: VCC = 2 to 6 V • Low Input Current: 1 µA max • Low Quiescent Supply Current: ICC (static) = 2 µA max (Ta = 25 |
|
|
|
Renesas Technology |
1M UV and OTP EPROM |
|
|
|
Renesas |
Dual J-K Flip-Flops • High Speed Operation: tpd (Clock to Q) = 19 ns typ (CL = 50 pF) • High Output Current: Fanout of 10 LSTTL Loads • Wide Operating Voltage: VCC = 2 to 6 V • Low Input Current: 1 µA max • Low Quiescent Supply Current: ICC (static) = 2 µA max (Ta = 25 |
|
|
|
Renesas |
ECL/LVPECL/LVDS Dual Differential 2:1 Multiplexer both individual and common select inputs to address both data path and random logic applications. The 100ES Series contains temperature compensation. Features • 360 ps Typical Propagation Delays • Maximum Frequency > 3 GHz Typical • PECL Mode Operati |
|
|
|
Renesas |
1:10 Differential HSTL Clock Fanout Buffer • 1:10 differential clock fanout buffer • 80 ps maximum device skew • SiGe technology • Supports DC to 625 MHz operation of clock or data signals • HSTL compatible differential clock outputs • PECL and HSTL compatible differential clock inputs • 3.3 |
|
|
|
Renesas |
Triple 3-input NAND Gates • High Speed Operation: tpd = 10.5 ns typ (CL = 50 pF) • High Output Current: Fanout of 10 LSTTL Loads • Wide Operating Voltage: VCC = 2 to 6 V • Low Input Current: 1 µA max • Low Quiescent Supply Current: ICC (static) = 1 µA max (Ta = 25°C) • Order |
|