| No. | parte # | Fabricante | Descripción | Hoja de Datos |
|---|---|---|---|---|
|
|
|
Philips |
32 macrocell CPLD • Industry’s first TotalCMOS™ PLD – both CMOS design and • Fast Zero Power (FZP™) design technique provides ultra-low power and very high speed process technologies DESCRIPTION The PZ5032 CPLD (Complex Programmable Logic Device) is the first in a f |
|
|
|
|
Philips |
128 macrocell CPLD • Industry’s first TotalCMOS™ PLD – both CMOS design and process technologies • Fast Zero Power (FZP™) design technique provides ultra-low power and very high speed • IEEE 1149.1 –compliant, JTAG Testing Capability – 4 pin JTAG interface (TCK, TMS, TD |
|
Desde 2024. D4U Semiconductor.
|