No. | parte # | Fabricante | Descripción | Hoja de Datos |
---|---|---|---|---|
|
|
ON Semiconductor |
Serial (SPI) Tri-Color LED Driver • Parallel Outputs are Open Drain Capable of Sinking > 12 mA ♦ Output Withstands up to +7.0 Regardless of VCC • Standard Serial (SPI) Interface, Data, Clock, Enable (Low) • All Inputs CMOS Level Compatible • Frees up I/O around a Microcontroller • On |
|
|
|
ON Semiconductor |
1-Bit Dual-Supply Inverting Level Translator • Wide VCCA and VCCB Operating Range: 0.9 V to 4.5 V • High−Speed w/ Balanced Propagation Delay • Inputs and Outputs have OVT Protection to 4.5 V • Non−preferential VCCA and VCCB Sequencing • Outputs at 3−State until Active VCC is Reached • Power−Off |
|
|
|
ON Semiconductor |
4-Bit Dual-Supply Non-Inverting Level Translator • Wide VCCA and VCCB Operating Range: 0.9 V to 4.5 V • High−Speed w/ Balanced Propagation Delay • Inputs and Outputs have OVT Protection to 4.5 V • Non−preferential VCCA and VCCB Sequencing • Outputs at 3−State until Active VCC is Reached • Power−Off |
|
|
|
ON Semiconductor |
4-Bit Dual-Supply Non-Inverting Level Translator • Wide VCCA and VCCB Operating Range: 1.6 V to 3.6 V • High−Speed w/ Balanced Propagation Delay • Inputs and Outputs have OVT Protection to 5.5 V • Outputs at 3−State until Active VCCA and VCCB are Reached • Power−Off Protection • Ultra−Small Packagi |
|
|
|
ON Semiconductor |
Quad 2-Input AND Gate http://onsemi.com • • • • • • • • • • • • • High Speed: tPD = 4.3 ns (Typ) at VCC = 5.0 V Low Power Dissipation: ICC = 2.0 mA (Max) at TA = 25°C High Noise Immunity: VNIH = VNIL = 28% VCC Power Down Protection Provided on Inputs Balanced Propagati |
|
|
|
ON Semiconductor |
4-Bit Dual-Supply Non-Inverting Level Translator http://onsemi.com MARKING DIAGRAM 1 UQFN12 MU SUFFIX CASE 523AE WBM G •ăWide VCCA and VCCB Operating Range: 0.9 V to 4.5 V •ăHigh-Speed w/ Balanced Propagation Delay •ăInputs and Outputs have OVT Protection to 4.5 V •ăNon-preferential VCCA and VCCB |
|
|
|
ON Semiconductor |
Translator http://onsemi.com MARKING DIAGRAM A2 A1 FLIP−CHIP 8 CASE 499BF AAG A Y WW A1 AAG AYWW D1 • VL can be Less than, Greater than or Equal to VCC • Wide VCC Operating Range: 1.5 V to 5.5 V • • • • • • • Wide VL Operating Range: 1.5 V to 5.5 V High−Spee |
|
|
|
ON Semiconductor |
8-Bit 100 Mb/s Configurable Dual-Supply Level Translator • Wide High−Side VCC Operating Range: 1.3 V to 4.5 V Wide Low−Side VL Operating Range: 0.9 V to (VCC − 0.4) V • High−Speed with 100 Mb/s |
|
|
|
ON Semiconductor |
1-Bit Dual-Supply Non-Inverting Level Translator • Wide VCCA and VCCB Operating Range: 0.9 V to 4.5 V • High−Speed w/ Balanced Propagation Delay • Inputs and Outputs have OVT Protection to 4.5 V • Non−preferential VCCA and VCCB Sequencing • Power−Off Protection • Power−Off High Impedance Inputs and |
|
|
|
ON Semiconductor |
Quad Bus Buffer • High Speed: tPD = 3.8 ns (Typ) at VCC = 5.0 V • Low Power Dissipation: ICC = 4.0 mA (Max) at TA = 25°C • TTL−Compatible Inputs: VIL = 0.8 V; VIH = 2.0 V • Power Down Protection Provided on Inputs • Balanced Propagation Delays • Designed for 2.0 V t |
|
|
|
ON Semiconductor |
Hex D Flip-Flop http://onsemi.com • • • • • • • Output Drive Compatibility: 10 LSTTL Loads Outputs Directly Interface to CMOS Operating Voltage Range: 2.0 to 6.0 V Low Input Current: 1.0 mA MSL Level 1 Chip Complexity: 162 FET Pb−Free Package is Available* 1 QFN |
|
|
|
ON Semiconductor |
Keypad Multiplexer http://onsemi.com • • • • • • • • • • • Single Supply Operation Optimized for 1.8 V to 3.6 V VCC Tiny 3 x 3 mm QFN−16 Package Conforms to: JEDEC MO−220, Issue H, Variation VEED−6 Very Low Voltage Drop Permits Operation Down to 1.65 V Near Zero Sta |
|
|
|
ON Semiconductor |
4-Bit Dual-Supply Bus Buffer Level Translator http://onsemi.com MARKING DIAGRAM 11 PIN FLIP−CHIP FC SUFFIX CASE 766AJ 4T3234 AYWW G A1 4T3234 A Y WW G = Specific Device Code = Assembly Location = Year = Work Week = Pb−Free Package • Wide VCCA and VCCB Operating Range: 0.9 V to 4.5 V • High−S |
|
|
|
ON Semiconductor |
1-Bit Dual-Supply Non-Inverting Level Translator 1 UDFN6 MU SUFFIX CASE 517AA Q M G http://onsemi.com MARKING DIAGRAM QM G •ăWide VCCA and VCCB Operating Range: 0.9 V to 4.5 V •ăHigh-Speed w/ Balanced Propagation Delay •ăInputs and Outputs have OVT Protection to 4.5 V •ăNon-preferential VCCA and |
|
|
|
ON Semiconductor |
2-Bit Dual-Supply Non-Inverting Level Translator http://onsemi.com MARKING DIAGRAM VCM G 8 1 UDFN8 MU SUFFIX CASE 517AJ •ăWide VCCA and VCCB Operating Range: 0.9 V to 4.5 V •ăHigh-Speed w/ Balanced Propagation Delay •ăInputs and Outputs have OVT Protection to 4.5 V •ăNon-preferential VCCA and VCC |
|
|
|
ON Semiconductor |
8-Bit 100 Mb/s Configurable Dual-Supply Level Translator • Wide High−Side VCC Operating Range: 1.3 V to 4.5 V Wide Low−Side VL Operating Range: 0.9 V to (VCC − 0.4) V • High−Speed with 100 Mb/s Guaranteed Date Rate for VL > 1.6 V • Low Bit−to−Bit Skew • Overvoltage Tolerant Enable and I/O Pins • Non−prefer |
|
|
|
ON Semiconductor |
Translator 8 1 A L Y W G http://onsemi.com MARKING DIAGRAMS 8 1 UDFN8 MU SUFFIX CASE 517AJ VA = Specific Device Code M = Date Code G = Pb−Free Package 8 SO−8 D SUFFIX CASE 751 SX3012 ALYW G G 1 VAM G • Wide High−Side VCC Operating Range: 1.3 V to 4.5 V • • • |
|
|
|
ON Semiconductor |
Translator http://onsemi.com MARKING DIAGRAM 1 UQFN12 MU SUFFIX CASE 523AE UTMG G UT = Specific Device Code M = Date Code G = Pb−Free Package (Note: Microdot may be in either location) LOGIC DIAGRAM EN VL VCC GND • Wide High−Side VCC Operating Range: 1.3 V t |
|
|
|
ON Semiconductor |
Translator http://onsemi.com MARKING DIAGRAM 8 1 UDFN8 MU SUFFIX CASE 517AJ VBM G • Wide High−Side VCC Operating Range: 1.65 V to 4.5 V • High−Speed with 20 Mb/s Guaranteed Date Rate for VL > 2.5 V • Low Bit−to−Bit Skew • Enable Input and I/O Lines have Overvo |
|
|
|
ON Semiconductor |
Translator http://onsemi.com MARKING DIAGRAM for NLSX3378FCT1G 3378F AYWW G mBump12 FC SUFFIX CASE 499AU for NLSX3378BFCT1G 3378B AYWW G = Assembly Location = Year = Work Week = Pb−Free Package • Wide High−Side VCC Operating Range: 1.65 V to 4.5 V • High−Spee |
|