| No. | parte # | Fabricante | Descripción | Hoja de Datos |
|---|---|---|---|---|
|
|
|
Samsung semiconductor |
128Mbit SDRAM 2M x 16Bit x 4 Banks Synchronous DRAM LVTTL • JEDEC standard 3.3V power supply • LVTTL compatible with multiplexed address • Four banks operation • MRS cycle with address key programs -. CAS latency (2 & 3) -. Burst length (1, 2, 4, 8 & Full page) -. Burst type (Sequential & Interleave) • All |
|
|
|
|
Samsung semiconductor |
128Mbit SDRAM 2M x 16Bit x 4 Banks Synchronous DRAM LVTTL • JEDEC standard 3.3V power supply • LVTTL compatible with multiplexed address • Four banks operation • MRS cycle with address key programs -. CAS latency (2 & 3) -. Burst length (1, 2, 4, 8 & Full page) -. Burst type (Sequential & Interleave) • All |
|
|
|
|
ON Semiconductor |
Configurable Multifunction Gate • Designed for 1.65 V to 5.5 V VCC Operation • 3.3 ns tPD at VCC = 5 V (Typ) • Inputs/Outputs Overvoltage Tolerant up to 5.5 V • IOFF Supports Partial Power Down Protection • Sink 24 mA at 3.0 V • Available in SC−88, SC-74 and UDFN6 Packages • Chip C |
|
|
|
|
ON Semiconductor |
Mux / Demux Bus Switch • High Speed: tPD = 0.25 ns (Max) @ VCC = 4.5 V • 3 W Switch Connection Between 2 Ports • Power Down Protection Provided on Inputs • Ultra−Small Packages • These Devices are Pb−Free, Halogen Free/BFR Free and are RoHS Compliant B1 A B0 S Figure 1. |
|
|
|
|
ON Semiconductor |
Ultra-Small SPST Analog Switch • Excellent Performance RDSON = 5.0 W at 5.0 V • High Speed Operation: tPD = 0.25 ns (Max) at 5.0 V • 1.65 to 5.5 V Operating Range • Reduced Threshold Voltages for LVTTL on Control Pin ♦ Eliminates the Need for Translators for Many Applications ♦ TT |
|
|
|
|
ON Semiconductor |
1-to-2 Demultiplexer • Designed for 1.65 V to 5.5 V VCC Operation • 2.5 ns tPD at VCC = 5 V (Typ) • Inputs/Outputs Overvoltage Tolerant up to 5.5 V • IOFF Supports Partial Power Down Protection • Sink 32 mA at 5.0 V • Available in SC−88, SC−74 and UDFN6 Packages • Chip C |
|
|
|
|
ON Semiconductor |
1-of-2 Decoder/Demultiplexer • Designed for 1.65 V to 5.5 V VCC Operation • 2.7 ns tPD at VCC = 5 V (Typ) • Inputs/Outputs Overvoltage Tolerant up to 5.5 V • IOFF Supports Partial Power Down Protection • Sink 32 mA at 5.0 V • Available in SC−88, SC−74 and UDFN6 Packages • Chip C |
|
|
|
|
ON Semiconductor |
Configurable Multifunction Gate • Designed for 1.65 V to 5.5 V VCC Operation • 3.3 ns tPD at VCC = 5 V (Typ) • Inputs/Outputs Overvoltage Tolerant up to 5.5 V • IOFF Supports Partial Power Down Protection • Sink 24 mA at 3.0 V • Chip Complexity < 100 FETs • −Q Suffix for Automotive |
|
|
|
|
ON Semiconductor |
Configurable Multifunction Gate • Designed for 1.65 V to 5.5 V VCC Operation • 3.3 ns tPD at VCC = 5 V (Typ) • Inputs/Outputs Overvoltage Tolerant up to 5.5 V • IOFF Supports Partial Power Down Protection • Sink 24 mA at 3.0 V • Available in SC−88, SC-74 and UDFN6 Packages • Chip C |
|
|
|
|
ON Semiconductor |
Configurable Multifunction Gate • Designed for 1.65 V to 5.5 V VCC Operation • 3.3 ns tPD at VCC = 5 V (Typ) • Inputs/Outputs Overvoltage Tolerant up to 5.5 V • IOFF Supports Partial Power Down Protection • Sink 24 mA at 3.0 V • Available in SC−88, SC-74 and UDFN6 Packages • Chip C |
|
Desde 2024. D4U Semiconductor.
|