No. | parte # | Fabricante | Descripción | Hoja de Datos |
---|---|---|---|---|
|
|
Central Semiconductor |
SILICON ZENER DIODES |
|
|
|
Fairchild Semiconductor |
Quad S-R Latch by appending the suffix letter “X” to the ordering code. Connection Diagram Function Table Inputs Output S (Note 1) R Q L L H (Note 2) L HH HLL H H Q0 H = HIGH Level L = LOW Level Q0 = The Level of Q before the indicated input conditions w |
|
|
|
National Semiconductor |
4-Bit Binary Adders Y Y Y Y Y Full-carry look-ahead across the four bits Systems achieve partial look-ahead performance with the economy of ripple carry Typical add times Two 8-bit words 25 ns Two 16-bit words 45 ns Typical power dissipation per 4-bit adder 95 mW Alt |
|
|
|
Samsung semiconductor |
The S3C7414/C7424/C7434 single-chip CMOS microcontroller has been designed for very high performance using Samsungs newest 4-bit CPU core/ SAM47 SUMMARY Memory • • 256 × 4-bit RAM 4,096 × 8-bit ROM Built-in reset circuit (S3C7434 only) • Built-in power-on reset circuit Interrupts • • • Five internal vectored interrupts (INTB, INTT0, INTT1, INTS, INTAD) Three external vectored interrupts (INT |
|
|
|
Fairchild Semiconductor |
Triple 3-Input NOR Gate |
|
|
|
Motorola Semiconductor |
Quad 2-Input Exclusive NOR Gate ut HIGH Current 0.2 Input LOW Current Power Supply Current –0.8 13 0.35 0.5 40 IIH IIL ICC V µA mA mA mA 54, 74 54, 74 0.25 – 0.65 0.8 – 1.5 100 0.4 V µA V Min 2.0 0.7 V Typ Max U i Unit V T Test C Conditions di i Guaranteed Input HIGH Voltage for Al |
|
|
|
Fairchild Semiconductor |
Octal D-Type Flip-Flops s Typical propagation delay: 18 ns s Wide operating voltage range s Low input current: 1 µA maximum s Low quiescent current: 80 µA (74 Series) s Output drive: 10 LS-TTL loads Ordering Code: Order Number MM74HC273M MM74HC273SJ MM74HC273MTC MM74HC273N |
|
|
|
National Semiconductor |
N-Channel FET Synchronous Buck Regulator Controller The LM2742 operates from a low-current 5V bias and can convert from a 1V to 16V power rail. The part utilizes a fixedfrequency, voltage-mode, PWM control architecture and the switching frequency is adjustable from 50kHz to 2MHz by setting the value |
|
|
|
Fairchild Semiconductor |
Octal 3-STATE Buffer/Line Driver/Line Receiver s 3-STATE outputs drive bus lines directly s PNP inputs reduce DC loading on bus lines s Hysteresis at data inputs improves noise margins s Typical IOL (sink current) 24 mA s Typical IOH (source current) −15 mA s Typical propagation delay times Inver |
|
|
|
Fairchild Semiconductor |
Octal 3-STATE Buffer/Line Driver/Line Receiver s 3-STATE outputs drive bus lines directly s PNP inputs reduce DC loading on bus lines s Hysteresis at data inputs improves noise margins s Typical IOL (sink current) 24 mA s Typical IOH (source current) −15 mA s Typical propagation delay times Inver |
|
|
|
Fairchild Semiconductor |
4-Bit Binary Adder s Full-carry look-ahead across the four bits s Systems achieve partial look-ahead performance with the economy of ripple carry s Typical add times Two 8-bit words 25 ns Two 16-bit words 45 ns s Typical power dissipation per 4-bit adder 95 mW Orderin |
|
|
|
Samsung semiconductor |
The S3C7414/C7424/C7434 single-chip CMOS microcontroller has been designed for very high performance using Samsungs newest 4-bit CPU core/ SAM47 SUMMARY Memory • • 256 × 4-bit RAM 4,096 × 8-bit ROM Built-in reset circuit (S3C7434 only) • Built-in power-on reset circuit Interrupts • • • Five internal vectored interrupts (INTB, INTT0, INTT1, INTS, INTAD) Three external vectored interrupts (INT |
|
|
|
Fairchild Semiconductor |
N-Channel Power MOSFET |
|
|
|
Fairchild Semiconductor |
(IN4728A - IN4764A) Zener Diode .8 18.9 21 Test Current IZ (mA) 76 69 64 58 53 49 45 41 37 34 31 28 25 23 21 19 17 15.5 14 12.5 Max. Zener Impedance ZZ @ I Z (Ω) 10 10 9 9 8 7 5 2 3.5 4 4.5 5 7 8 9 10 14 16 20 22 Leakage Current IR (µA) 100 100 50 10 10 10 10 10 10 10 10 10 10 5 |
|
|
|
ON Semiconductor |
ESD Protection Diodes Low Capacitance 0.3 pF Low Clamping Voltage Low Leakage 100 nA Response Time is < 1 ns IEC61000−4−2 Level 4 ESD Protection SZ Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC−Q101 Qua |
|
|
|
Fairchild Semiconductor |
Optically Isolated Error Amplifier ■ Optocoupler, precision reference and error amplifier in single package ■ 2.5V reference ■ CTR 100% to 200% ■ 2,500V RMS isolation ■ UL approval E90700, Volume 2 ■ BSI approval 8661, 8662 ■ VDE approval 136616 ■ CSA approval 1113643 ■ Low temperatur |
|
|
|
Fairchild Semiconductor |
Dual 4-Input NAND Gate e Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The “Recommended Operating Conditions” table will define the conditions for actual device operation. Recommended Operating Conditions Symbol VCC VIH VIL IOH IOL |
|
|
|
Hitachi Semiconductor |
Dual Monostable Multivibrators both a negative, A, and a positive, B, transition triggered input, either of which can be used as an inhibit. Also included is a clear inpt that when taken low resets the one shot. The HD74HC221 can be triggered on the positive transition of teh clea |
|
|
|
ON Semiconductor |
LOW POWER SCHOTTKY rrent Total, Output HIGH Total, Output LOW –20 – 0.4 – 100 4.0 5.5 0.5 20 V µA mA mA mA IOL = 8.0 mA 0.4 Min 2.0 0.8 – 1.5 Typ Max Unit V V V V V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for All Inputs |
|
|
|
ON Semiconductor |
LOW POWER SCHOTTKY DIP (TOP VIEW) VCC 20 Q7 19 D7 18 D6 17 Q6 16 Q5 15 D5 14 D4 13 Q4 12 CP 11 1 MR 2 Q0 3 D0 4 D1 5 Q1 6 Q2 7 D2 8 D3 9 Q3 10 GND LOADING (Note a) PIN NAMES CP D0 – D7 MR Q0 – Q7 Clock (Active HIGH Going Edge) Input Data Inputs Master Reset |
|