No. | parte # | Fabricante | Descripción | Hoja de Datos |
---|---|---|---|---|
|
|
National Semiconductor |
LVDS Transmitter 24-Bit Color Flat Panel Display Link n n n n n n n n n Up to 140 Megabyte/sec Bandwidth Narrow bus reduces cable size and cost 290 mV swing LVDS devices for low EMI Low power CMOS design Power down mode PLL requires no external components Low profile 56-lead TSSOP package Rising edge da |
|
|
|
National Semiconductor |
Alphanumeric Display |
|
|
|
National Semiconductor |
Asynchronous Receiver/Transmitter ■ Easily interfaces to most popular microprocessors. ■ Adds or deletes standard asynchronous communication bits (start, stop, and parity) to or from serial data stream. ■ Holding and shift registers eliminate the need for pre cise synchronization be |
|
|
|
National Semiconductor |
+3.3V Programmable LVDS Transmitter n 20 to 65 MHz shift clock support n Rejects > ± 3ns Jitter from VGA chip with less than 225ps output Jitter @65MHz (TJCC) n Best –in –Class Set & Hold Times on TxINPUTs n Tx power consumption < 130 mW (typ) @65MHz Grayscale n > 50% Less Power Dissipat |
|
|
|
National Semiconductor |
Alphanumeric Display |
|
|
|
National Semiconductor |
Dual Universal Asynchronous Receiver/Transmitter with FIFOs |
|
|
|
National Semiconductor |
Universal Asynchronous Receiver/Transmitter Copyrighted By Its Respective Manufacturer |
|
|
|
National Semiconductor |
LVDS Transmitter 24-Bit Color Flat Panel Display Link n n n n n n n n n Up to 140 Megabyte/sec Bandwidth Narrow bus reduces cable size and cost 290 mV swing LVDS devices for low EMI Low power CMOS design Power-down mode PLL requires no external components Low profile 56-lead TSSOP package Falling edge d |
|
|
|
National Semiconductor |
Display |
|
|
|
National Semiconductor |
(NSM1416 / NSM2416) Alphanumeric Display |
|
|
|
National Semiconductor |
+3.3V Programmable LVDS Transmitter n 20 to 85 MHz shift clock support n Best –in –Class Set & Hold Times on TxINPUTs n Tx power consumption < 130 mW (typ) @85MHz Grayscale n Tx Power-down mode < 200µW (max) n Supports VGA, SVGA, XGA and Single/Dual Pixel SXGA. n Narrow bus reduces cable |
|
|
|
National Semiconductor |
Universal Asynchronous Receiver/Transmitter Copyrighted By Its Respective Manufacturer |
|
|
|
National Semiconductor |
Asynchronous Receiver/Transmitter ■ Easily interfaces to most popular microprocessors. ■ Adds or deletes standard asynchronous communication bits (start, stop, and parity) to or from serial data stream. ■ Holding and shift registers eliminate the need for pre cise synchronization be |
|
|
|
National Semiconductor |
(NSM1416 / NSM2416) Alphanumeric Display |
|
|
|
National Semiconductor |
Transmission Line Drivers/Receivers onsequently must be treated as transmission lines. Further, these signals are exposed to electrical noise sources which may require greater noise immunity than the single chassis system. It is the object of this application note to underscore the mor |
|
|
|
National Semiconductor |
Asynchronous/Synchronous Transmitter/Receiver • Synchronous and Asynchronous Full Duplex Operations • Synchronous Mode Capabilities - Selectable 5- to 8-Bit C'haracters - T.wo Contiguous SYN Characters Provide Synchronization Programmable SYN and DLE Characters Stripping Programmable SYN and SY |
|
|
|
National Semiconductor |
PC16550D Universal Asynchronous Receiver/Transmitter with FIFOs Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Capable of running all existing 16450 software Pin for pin compatible with the existing 16450 except for CSOUT (24) and NC (29) The former CSOUT and NC pins are TXRDY and RXRDY respectively After reset all re |
|
|
|
National Semiconductor |
Transmitter n Complies with Open LDI and GMCH DVO specification for digital display interfaces n 25 to 65 MHz clock in single pixel in to single pixel out operation. n 50 to 130 MHz clock in single pixel in to dual pixel out operation. n Support 24bit/48bit colo |
|
|
|
National Semiconductor |
+3.3V Programmable LVDS Transmitter n 20 to 65 MHz shift clock support n Programmable Transmitter (DS90C363) strobe select (Rising or Falling edge strobe) n Single 3.3V supply n Chipset (Tx + Rx) power consumption < 250 mW (typ) n Power-down mode ( < 0.5 mW total) n Single pixel per cl |
|
|
|
National Semiconductor |
Dual Universal Asynchronous Receiver/Transmitter with FIFOs |
|