No. | parte # | Fabricante | Descripción | Hoja de Datos |
---|---|---|---|---|
|
|
National |
4-Digit Counters with Multiplexed 7-Segment Output Drivers Y Y Y Y Wide supply voltage range Guaranteed noise margin High noise immunity High segment sourcing current Internal multiplexing circuitry 3V to 6V 1V 0 45 VCC (typ ) 40 mA VCC b 1 6V VCC e 5V Y Design Considerations Segment resistors are desira |
|
|
|
National Semiconductor |
BCD-to-Decimal Decoder Y Supply voltage range Y Tenth power TTL compatible 3V to 15V drive 2 LPTTL loads Y High noise immunity Y Low power Y Medium speed operation 0 45 VCC (typ ) 50 nW (typ ) 10 MHz (typ ) with 10V VCC Applications Y Automotive Y Data terminals Y Inst |
|
|
|
National |
4-Bit Binary Counter Y Y Y Y Y Wide supply voltage range Guaranteed noise margin High noise immunity Low power TTL compatiblity The MM54C93 MM74C93 MM74L93 Pinout follows 3V to 15V 1V 0 45 VCC (typ ) Fan out of 2 driving 74L the MM54L93 Connection and Logic Diagrams |
|
|
|
National |
8-3 Line Priority Encoder |
|
|
|
National Semiconductor |
Decade Counter with Asynchronous Clear |
|
|
|
National Semiconductor |
Parallel-Load 8-Bit Shift Register Y Wide supply voltage range Y Guaranteed noise margin Y High noise immunity Y Low power TT |
|
|
|
National |
Hex Inverting TTL / Non-Inverting TTL / Inverting CMOS / Non-Inverting CMOS Buffer Y Y Y Y General Description These hex buffers employ complementary MOS to achieve wide supply operating range low power consumption and high noise immunity These buffers provide direct interface from PMOS into CMOS or TTL and direct interface from C |
|
|
|
National Semiconductor |
(MM74C160 - MM74C163) Decade Counter with Asynchronous Clear |
|
|
|
National |
4-Line to 16-Line Decoder/Demultiplexer Y Y Y Y Supply voltage range Tenth power TTL compatible High noise margin High noise immunity 3V to 15V Drive 2 LPTTL loads 1V guaranteed 0 45 VCC (typ ) Applications Y Y Y Y Automotive Data terminals Instrumentation Medical electronics Y Y Y Y |
|
|
|
National |
Hex Inverting TTL / Non-Inverting TTL / Inverting CMOS / Non-Inverting CMOS Buffer Y Y Y Y General Description These hex buffers employ complementary MOS to achieve wide supply operating range low power consumption and high noise immunity These buffers provide direct interface from PMOS into CMOS or TTL and direct interface from C |
|
|
|
National |
Dual J-K Flip-Flops with Preset and Clear Y Y Y Y Y Typical propagation delay 16 ns Wide operating voltage range Low input current 1 mA maximum Low quiescent current 40 mA maximum (74HC Series) High output drive 10 LS-TTL loads Connection and Logic Diagrams Dual-In-Line Package Truth Tabl |
|
|
|
National |
8-Bit Parallel-Out Serial Shift Register Y Y Y Y Y Supply voltage range Tenth power TTL compatible High noise immunity Low power Medium speed operation 3V to 15V drive 2 LPTTL loads 0 45 VCC (typ ) 50 nW (typ ) 0 8 MHz (typ ) with 10V supply Applications Y Y Y Y Data terminals Instrumen |
|
|
|
National |
Octal TRI-STATE Transceiver Y Y Y Y Y Y Typical propagation delay 13 ns Wide power supply range 2 – 6V Low quiescent current 80 mA maximum (74 HC) TRI-STATE outputs for connection to bus oriented systems High output drive 6 mA (minimum) Same as the ’645 Connection Diagram Du |
|
|
|
National Semiconductor |
BCD-to-7 Segment Latch/Decoder/Driver Y Typical propagation delay 60 ns Y Supply voltage range 2 – 6V Y Maximum input current 1 mA Y Maximum quiescent supply current 80 mA (74HC) Y Display blanking Y Low dynamic power consumption Connection Diagram Dual-In-Line Package Top View TL F 5 |
|
|
|
National |
Quad D Flip-Flop Y Y Y Y Wide supply voltage range Guaranteed noise margin High noise immunity Low power TTL compatibility 3V to 15V 1 0V 0 45 VCC (typ ) Fan out of 2 driving 74L Connection Diagram Truth Table Dual-In-Line Package TL F 5900 – 1 Top View Order N |
|
|
|
National |
4-Bit Registers Y Medium speed operation Y Y Y Y Y Y Y Y Y Y Y High noise immunity Low power Tenth power TTL compatible Supply voltage range Synchronous parallel load Parallel inputs and outputs from each flip-flop Direct overriding clear J and K inputs to first |
|
|
|
National |
Octal Buffers and Line Drivers with TRI-STATE Outputs Y Y Y Y Y Y Y Y Y Wide supply voltage range (3V to 15V) High noise immunity (0 45 VCC typ) Low power consumption High capacitive load drive capability TRI-STATE outputs Input protection TTL compatibility 20-pin dual-in-line package High speed 25 ns |
|
|
|
National |
8-Bit TRI-STATE Universal Shift Register operating speeds comparable to the equivalent low power Schottky device The MM54HC299 MM74HC299 features multiplexed inputs outputs to achieve full 8-bit data handling in a single 20-pin package Due to the large output drive capability and TRI-STATE |
|
|
|
National Semiconductor |
MM74C910 Y Supply voltage range Y High noise immunity Y TTL compatible fan out Y Input address register Y Low power consumption Y Fast access time Y TRI-STATE outputs Y High voltage inputs 3 0V to 5 5V 0 45VCC (typ ) 1 TTL load 250 nW package (typ ) (chip en |
|
|
|
National Semiconductor |
MM74C912 |
|