No. | parte # | Fabricante | Descripción | Hoja de Datos |
---|---|---|---|---|
|
|
NXP |
Energy harvesting NFC Forum Type 2 Tag an I2C contact interface, which can communicate with a microcontroller if the NTAG I2C is powered from an external power supply. An additional externally powered SRAM mapped into the memory allows a fast data transfer between the RF and I2C interface |
|
|
|
NXP |
Energy harvesting NFC Forum Type 2 Tag an I2C contact interface, which can communicate with a microcontroller if the NTAG I2C is powered from an external power supply. An additional externally powered SRAM mapped into the memory allows a fast data transfer between the RF and I2C interface |
|
|
|
NXP |
80C51 FAMILY DERIVATIVES OM, 256 bytes RAM 87C552: 8k bytes EPROM, 256 bytes RAM 80C552: ROMless version of the 83C552 The 8XC552 contains a nonvolatile 8k × 8 read-only program memory, a volatile 256 × 8 read/write data memory, five 8-bit I/O ports and one 8-bit input port, |
|
|
|
NXP |
SINGLE CHIP DVB-C CHANNEL RECEIVER • 16/32/64/128/256 QAM demodulator (DVB-C compatible : ETS 300-429). • On chip 9-bit ADC. • On chip PLL for crystal frequency multiplication. • Digital down conversion. • Half Nyquist filters (roll off = 15 %). • Automatic gain control PWM output (AG |
|
|
|
NXP |
80C51 FAMILY DERIVATIVES OM, 256 bytes RAM 87C552: 8k bytes EPROM, 256 bytes RAM 80C552: ROMless version of the 83C552 The 8XC552 contains a nonvolatile 8k × 8 read-only program memory, a volatile 256 × 8 read/write data memory, five 8-bit I/O ports and one 8-bit input port, |
|
|
|
NXP |
SINGLE CHIP SATELLITE CHANNEL RECEIVER • DSS and DVB-S compatible single chip demodulator & forward error correction. • Dual 6-bit ADC on chip. • PLL for crystal frequency multiplication. • Variable rate BPSK/QPSK coherent demodulator. • Modulation rate from 1 to 45MBaud. • Automatic Gain |
|
|
|
NXP |
SINGLE CHIP DVB-T CHANNEL RECEIVER • 2K and 8K COFDM demodulator ( Fully DVB-T compliant : ETS 300-744). • All modes supported including hierarchical modes. • On chip 9-bit ADC. • Digital down conversion. • Fully automatic transmission parameters detection. • Crystal or VCXO clock gen |
|