| No. | parte # | Fabricante | Descripción | Hoja de Datos |
|---|---|---|---|---|
|
|
|
NXP Semiconductors |
2 X 150 W class-D power amplifier low quiescent current consumption. 2. Features I Pin compatible with TDA8920B for both HSOP24 and DBS23P packages I Symmetrical operating supply voltage range from ±12.5 V to ±40 V I Stereo full differential inputs, can be used as stereo Single-Ended |
|
|
|
|
NXP Semiconductors |
2 X 210 W class-D power amplifier low quiescent current consumption. The TDA8954 is supplied with two diagnostic pins for monitoring the status of Thermal Fold Back (TFB), Over Current Protection (OCP) and other protection circuits. 2. Features High output power in typical applica |
|
|
|
|
NXP Semiconductors |
2 X 210 W class-D power amplifier low quiescent current consumption. 2. Features High output power in typical applications: SE 2 × 210 W, RL = 4 Ω (VDD = 41 V; VSS = −41 V) SE 2 × 235 W, RL = 3 Ω (VDD = 39 V; VSS = −39 V) SE 2 × 150 W, RL = 6 Ω (VDD = 41 V; VSS = −41 V) BT |
|
|
|
|
NXP Semiconductors |
HDMI 1.3 transmitter A programmable upscaling block allows creating a 1080p output from a standard definition input. An intrafield deinterlacer is included in the scaler. In order to be compatible with most applications, and thanks to the integration of a fully programmab |
|
|
|
|
NXP Semiconductors |
TDA1516BQ • Requires very few external components • Flexibility in use − stereo as well as mono BTL • High output power (without bootstrap) • Low offset voltage at output (important for BTL) • Fixed gain • Good ripple rejection • Mute/stand-by switch • Load du |
|
|
|
|
NXP Semiconductors |
Digital global standard low IF demodulator I Digital IF demodulation for all analog TV standards worldwide (M/N, B/G/H, D/K, I, L and L-accent standard) I Multistandard true synchronous demodulation with active carrier regeneration I Alignment-free I 16 MHz typical reference frequency input ( |
|
|
|
|
NXP Semiconductors |
TDA8920B s Zero dead time switching s Advanced current protection: output current limiting s Smooth start-up: no pop noise due to DC offset s High efficiency s Operating supply voltage from ±12.5 V to ±30 V s Low quiescent current s Usable as a stereo Single-E |
|
|
|
|
NXP Semiconductors |
Triple 10-bit video DAC up to 330 MHz sample frequency s s s s s s s s s s s Triple 10-bit DAC Sampling frequency up to 330 MHz Internal voltage reference (1.21 V) Complementary outputs Direct drive of double terminated 75 Ω load into standard level TTL compatible input Sync and blank control inputs Anal |
|
|
|
|
NXP Semiconductors |
4-channel audio amplifier 2.1 Functional features I SE: 1 W to 18 W, BTL: 4 W to 36 W operation possibility (2.1 system) Soft clipping. I Standby and mute mode. I No on/off switching plops. I Low standby current. I High supply voltage ripple rejection. I Outputs short-circuit |
|
|
|
|
NXP Semiconductors |
TDA3664AT I I I I I I Fixed 5 V, 100 mA regulator Supply voltage range up to 45 V Very low quiescent current of 15 µA (typical value) Very low dropout voltage High ripple rejection Protections: N Reverse polarity safe (down to −25 V without high reverse curren |
|
|
|
|
NXP Semiconductors |
Cable Silicon Tuner and benefits RF frequency coverage up to 1002 MHz Integrated wideband gain control LOW IF (LIF) output Single 3.3 V power supply Low power consumption Multistandard cable receptions Fully integrated IF selectivity, eliminating the need |
|
|
|
|
NXP Semiconductors |
stereo BTL car radio power amplifier I Differential inputs I Very high Common Mode Rejection Ratio (CMRR) I High common mode input signal handling I Requires very few external components I High output power I 4 Ω and 2 Ω load driving capability I Low offset voltage at output I Fixed gai |
|
|
|
|
NXP Semiconductors |
Power stage 2 x 10 or 1 x 20 W class-D audio amplifie APPLICATIONS GENERAL DESCRIPTION QUICK REFERENCE DATA ORDERING INFORMATION BLOCK DIAGRAM PINNING FUNCTIONAL DESCRIPTION Power stage Protection Maximum temperature Maximum current LIMITING VALUES THERMAL CHARACTERISTICS QUALITY SPECIFICATION DC CHARAC |
|
|
|
|
NXP Semiconductors |
3-band mixer/oscillator and PLL APPLICATIONS GENERAL DESCRIPTION QUICK REFERENCE DATA ORDERING INFORMATION BLOCK DIAGRAM PINNING I2C-BUS DATA FORMAT I2C-bus address selection Write mode Read mode Power-on reset LIMITING VALUES HANDLING THERMAL CHARACTERISTICS CHARACTERISTICS 13 13. |
|
|
|
|
NXP Semiconductors |
3-band mixer/oscillator and PLL APPLICATIONS GENERAL DESCRIPTION QUICK REFERENCE DATA ORDERING INFORMATION BLOCK DIAGRAM PINNING I2C-BUS DATA FORMAT I2C-bus address selection Write mode Read mode Power-on reset LIMITING VALUES HANDLING THERMAL CHARACTERISTICS CHARACTERISTICS 13 13. |
|
|
|
|
NXP Semiconductors |
Cable Silicon Tuner and benefits Single 3.3 V power supply Low power consumption Extended frequency coverage of up to 1002 MHz Digital cable reception for STB RF loop-through Fully integrated IF selectivity; eliminating the need for external SAW fi |
|
|
|
|
NXP Semiconductors |
(TDA6500 / TDA6501) 5V mixer/oscillator and synthesizer s Single-chip, 5 V mixer/oscillator and synthesizer for TV and VCR tuners s I2C-bus protocol compatible with 3.3 V and 5 V microcontrollers: x Address + 6 data bytes transmission x Address + 1 status byte (I2C-bus read mode) x Four independent I2C-bu |
|
|
|
|
NXP Semiconductors |
(TDA6500 / TDA6501) 5V mixer/oscillator and synthesizer s Single-chip, 5 V mixer/oscillator and synthesizer for TV and VCR tuners s I2C-bus protocol compatible with 3.3 V and 5 V microcontrollers: x Address + 6 data bytes transmission x Address + 1 status byte (I2C-bus read mode) x Four independent I2C-bu |
|
|
|
|
NXP Semiconductors |
IC card interface I I I I I Integrated circuit smart card interface 3 V, 1.8 V or 1.2 V smart card supply Low power consumption in inactive mode Three protected, half duplex, bidirectional buffered input/output lines (C4, C7 and C8) VCC regulation: N 3 V, 1.8 V or opt |
|
|
|
|
NXP Semiconductors |
HDMI transmitter up to 150 MHz pixel rate I 3 × 8-bit video data input bus, CMOS and LV-TTL compatible I Horizontal synchronization, vertical synchronization and Data Enable (DE) inputs or VREF, HREF and FREF could be used for input data synchronization I Pixel rate clock input can be made a |
|
Desde 2024. D4U Semiconductor.
|