| No. | parte # | Fabricante | Descripción | Hoja de Datos |
|---|---|---|---|---|
|
|
|
NXP Semiconductors |
High speed differential line driver s Meets or exceeds the requirements of ANSI TIA/EIA-644 Standard s Low-Voltage Differential Signaling with output voltage of 350 mV across a 50 Ω load or 700 mV across a 100 Ω load s 200 ps maximum channel-to-channel output skew s 600 ps typical outp |
|
|
|
|
NXP Semiconductors |
High speed differential line driver s Meets or exceeds the requirements of ANSI TIA/EIA-644 Standard s Low-Voltage Differential Signaling with output voltage of 350 mV across a 100 Ω load s 300 ps maximum channel to channel output skew s 500 ps typical output voltage rise and fall time |
|
|
|
|
NXP Semiconductors |
High speed differential line receiver s s s s s s s s s Meets or exceeds the requirements of ANSI TIA/EIA-644 Standard Designed for signaling rates of up to 400 Mbps Differential input thresholds of ±100 mV Power dissipation of 60 mW typical at 200 MHz Typical propagation delay of 2.6 ns |
|
|
|
|
NXP Semiconductors |
DVI and HDMI level shifter supporting both DVI and HDMI. A derivative, PTN3300A, is available that is identical to the PTN3300B except that the HPD_SOURCE_N output is the inverting function of input HPD_SINK, level shifted to 1.1 V. For a fully-featured HDMI/DVI level shifter |
|
|
|
|
NXP Semiconductors |
DVI/HDMI level shifter supporting DVI and HDMI. It is identical to the PTN3300B except that the HPD_SOURCE_N output is the logic inverse function of input HPD_SINK, level shifted to 1.1 V. For a fully-featured HDMI/DVI level shifter function that supports active buffering |
|
|
|
|
NXP Semiconductors |
High speed differential line receiver s s s s s s s s Meets or exceeds the requirements of ANSI TIA/EIA-644 Standard Designed for signaling rates of up to 400 Mbps Differential input thresholds of ±100 mV Power dissipation of 60 mW typical at 200 MHz Typical propagation delay of 2.6 ns L |
|
Desde 2024. D4U Semiconductor.
|