| No. | parte # | Fabricante | Descripción | Hoja de Datos |
|---|---|---|---|---|
|
|
|
NXP |
Crossover Processors NXP’s advanced 2. implementation of a high performance Arm 3. Cortex®-M7 core operating at speeds up to 800 MHz and a power efficient Cortex®-M4 core up to 400 MHz. The i.MX RT1170 processor has 2 MB on-chip RAM in 4. total, including a 768 KB |
|
|
|
|
NXP |
Crossover Processors NXP’s advanced 2. implementation of a high performance Arm 3. Cortex®-M7 core operating at speeds up to 800 MHz and a power efficient Cortex®-M4 core up to 400 MHz. The i.MX RT1170 processor has 2 MB on-chip RAM in 4. total, including a 768 KB |
|
|
|
|
NXP |
i.MX RT1050 Crossover Processors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 1.2. Ordering information . . . . . . . . . . . . . . . . . . . . . . . 5 2. Architectural overview . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 2.1. Block diagram . . . . . |
|
|
|
|
NXP |
8M Mini Applications Processor with 1.2. Ordering information . . . . . . . . . . . . . . . . . . . . . . . . 6 2. Modules list . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 high-performance processing while optimized for lowest 2.1. Recommended connec |
|
|
|
|
NXP |
Applications Processors Feature Quad symmetric Cortex-A53 processors: • 32 KB L1 Instruction Cache • 32 KB L1 Data Cache • Support L1 cache RAMs protection with parity/ECC Support of 64-bit Armv8-A architecture: • 1 MB unified L2 cache • Support L2 cache RAMs protection wit |
|
|
|
|
NXP |
i.MX 8M Mini Applications Processor with 2. 1.2. Ordering information . . . . . . . . . . . . . . . . . . . . . . . 6 Modules list . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 high-performance processing while optimized for lowest 2.1. Recommended connect |
|
|
|
|
NXP |
Crossover Processors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 The i.MX RT1170 is a new high-end processor of the 1.2. Ordering information . . . . . . . . . . . . . . . . . . . . . . . 6 1.3. Package marking information . . . . . . . . . . . . |
|
|
|
|
NXP |
Crossover Processors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 The i.MX RT1170 is a new high-end processor of the 1.2. Ordering information . . . . . . . . . . . . . . . . . . . . . . . 6 1.3. Package marking information . . . . . . . . . . . . |
|
|
|
|
NXP |
Applications Processor (Sheet 1 of 4) Subsystem Cortex®-A53 MPCore platform Cortex®-M7 core platform Image Sensor Processor (ISP) External memory interface On-chip memory Features Quad Cortex®-A53 processors operation up to 1.8 GHz • 32 KB L1 Instruction Cache • 32 KB L1 |
|
|
|
|
NXP |
i.MX 93 Application Processors (Sheet 1 of 3) Features Two Cortex®-A55 processors operating up to 1.7 GHz • 32 KB L1 Instruction Cache • 32 KB L1 Data Cache • 64 KB per-core L2 cache • Media Processing Engine (MPE) with Arm® NeonTM technology supporting the Advanced Single Instruc |
|
|
|
|
NXP |
i.MX 8XLite Automotive and Infotainment Applications Processors as shown in this table. Table 1. i.MX 8XLite advanced features Function Multicore architecture provides 2× or 1× CortexA35 and 1× Cortex-M4F cores Memory System Control Feature AArch64 for 64-bit support and new architectural features AArch32 for f |
|
|
|
|
NXP |
i.MX 93 Application Processors (Sheet 1 of 3) Features Two Cortex®-A55 processors operating up to 1.7 GHz • 32 KB L1 Instruction Cache • 32 KB L1 Data Cache • 64 KB per-core L2 cache • Media Processing Engine (MPE) with Arm® NeonTM technology supporting the Advanced Single Instruc |
|
|
|
|
NXP |
i.MX 93 Application Processors (Sheet 1 of 3) Features Two Cortex®-A55 processors operating up to 1.7 GHz • 32 KB L1 Instruction Cache • 32 KB L1 Data Cache • 64 KB per-core L2 cache • Media Processing Engine (MPE) with Arm® NeonTM technology supporting the Advanced Single Instruc |
|
|
|
|
NXP |
i.MX 93 Application Processors (Sheet 1 of 3) Features Two Cortex®-A55 processors operating up to 1.7 GHz • 32 KB L1 Instruction Cache • 32 KB L1 Data Cache • 64 KB per-core L2 cache • Media Processing Engine (MPE) with Arm® NeonTM technology supporting the Advanced Single Instruc |
|
|
|
|
NXP |
i.MX 8M Dual / 8M QuadLite / 8M Quad Applications Processors Feature Quad symmetric Cortex-A53 processors: • 32 KB L1 Instruction Cache • 32 KB L1 Data Cache • Support L1 cache RAMs protection with parity/ECC Support of 64-bit Armv8-A architecture: • 1 MB unified L2 cache • Support L2 cache RAMs protection wit |
|
|
|
|
NXP |
i.MX 8M Dual / 8M QuadLite / 8M Quad Applications Processors Feature Quad symmetric Cortex-A53 processors: • 32 KB L1 Instruction Cache • 32 KB L1 Data Cache • Support L1 cache RAMs protection with parity/ECC Support of 64-bit Armv8-A architecture: • 1 MB unified L2 cache • Support L2 cache RAMs protection wit |
|
|
|
|
NXP |
i.MX RT1050 Crossover Processors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 1.2. Ordering information . . . . . . . . . . . . . . . . . . . . . . . 5 2. Architectural overview . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 2.1. Block diagram . . . . . |
|
|
|
|
NXP |
Applications Processors Feature Quad symmetric Cortex-A53 processors: • 32 KB L1 Instruction Cache • 32 KB L1 Data Cache • Support L1 cache RAMs protection with parity/ECC Support of 64-bit Armv8-A architecture: • 1 MB unified L2 cache • Support L2 cache RAMs protection wit |
|
|
|
|
NXP |
Applications Processors Feature Quad symmetric Cortex-A53 processors: • 32 KB L1 Instruction Cache • 32 KB L1 Data Cache • Support L1 cache RAMs protection with parity/ECC Support of 64-bit Armv8-A architecture: • 1 MB unified L2 cache • Support L2 cache RAMs protection wit |
|
|
|
|
NXP |
8M Mini Applications Processor with 1.2. Ordering information . . . . . . . . . . . . . . . . . . . . . . . . 6 2. Modules list . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 high-performance processing while optimized for lowest 2.1. Recommended connec |
|
Desde 2024. D4U Semiconductor.
|