| No. | parte # | Fabricante | Descripción | Hoja de Datos |
|---|---|---|---|---|
|
|
|
NXP |
Quad voltage comparator SL00070 • Wide single supply voltage range 2.0VDC to 36VDC or dual • Very low supply current drain (0.8mA) independent of supply • Low input biasing current 25nA • Low input offset current ±5nA and offset voltage • Input common –mode voltage range i |
|
|
|
|
NXP |
22-channel multiple switch detection interface a 24-to-1 analog multiplexer for reading the input channels as analog inputs. The analog selected input signal is buffered and provided on the AMUX output pin for the MCU to read. Independent programmable wetting currents are available as needed for |
|
|
|
|
NXP |
Power-system with multiple fail-safe outputs, becoming a full part of a safety oriented system partitioning, to reach a high integrity safety level (up to ASIL D). The built-in enhanced high-speed CAN interface fulfills the ISO11898-2 and -5 standards. The LIN i |
|
|
|
|
NXP |
Quad voltage comparator SL00070 • Wide single supply voltage range 2.0VDC to 36VDC or dual • Very low supply current drain (0.8mA) independent of supply • Low input biasing current 25nA • Low input offset current ±5nA and offset voltage • Input common –mode voltage range i |
|
|
|
|
NXP |
LIN transceiver The device provides full SPI readable diagnostics and a selectable timing watchdog for detecting errant operation. The LIN Protocol Specification 2.0 and 2.1 compliant LIN transceiver has waveshaping circuitry which can be disabled for higher data r |
|
|
|
|
NXP |
LIN transceiver The device provides full SPI readable diagnostics and a selectable timing watchdog for detecting errant operation. The LIN Protocol Specification 2.0 and 2.1 compliant LIN transceiver has waveshaping circuitry which can be disabled for higher data r |
|
|
|
|
NXP |
LIN transceiver The device provides full SPI readable diagnostics and a selectable timing watchdog for detecting errant operation. The LIN Protocol Specification 2.0 and 2.1 compliant LIN transceiver has waveshaping circuitry which can be disabled for higher data r |
|
|
|
|
NXP |
Dual Intelligent High-current Self-protected Silicon High-side Switch The device is suitable for loads with high inrush current, as well as motors and all types of resistive and inductive loads. Programming, control, and diagnostics are implemented via the serial peripheral interface (SPI). A dedicated parallel input |
|
|
|
|
NXP |
Power-system with multiple fail-safe outputs, becoming a full part of a safety oriented system partitioning, to reach a high integrity safety level (up to ASIL D). The built-in enhanced high-speed CAN interface fulfills the ISO11898-2 and -5 standards. The LIN i |
|
|
|
|
NXP |
SBC Gen2 and enhances present module designs. The device works as an advanced power management unit for the MCU with additional integrated circuits such as sensors and CAN transceivers. It has a built-in enhanced high-speed CAN interface (ISO11898-2 and -5) w |
|
|
|
|
NXP |
Three phase field effect transistor pre-driver • Extended operating range from 6.0 V to 58 V covers 12 V and 42 V systems • Gate drive capability of 1.0 A to 2.5 A • Fully specified from 8.0 V to 40 V covers 12 and 24 V automotive systems • Protection against reverse charge injection from CG |
|
|
|
|
NXP |
SBC Gen2 and enhances present module designs. The device works as an advanced power management unit for the MCU with additional integrated circuits such as sensors and CAN transceivers. It has a built-in enhanced high-speed CAN interface (ISO11898-2 and -5) w |
|
|
|
|
NXP |
SBC Gen2 and enhances present module designs. The device works as an advanced power management unit for the MCU with additional integrated circuits such as sensors and CAN transceivers. It has a built-in enhanced high-speed CAN interface (ISO11898-2 and -5) w |
|
|
|
|
NXP |
2-lane DisplayPort To VGA Adapter and benefits 2.1 VESA-compliant DisplayPort v1.1a converter Main Link: 1-lane and 2-lane modes supported HBR (High Bit Rate) at 2.7 Gbit/s per lane RBR (Reduced Bit Rate) at 1.62 Gbit/s per lane BER (Bit Error Rate) better than 109 Down-sp |
|
|
|
|
NXP |
Three phase field effect transistor pre-driver and benefits • Extended operating range from 6.0 V to 58 V covers 12 V and 42 V systems • Gate drive capability of 1.0 A to 2.5 A • Fully specified from 8.0 V to 40 V, covers 12 and 24 V automotive systems • Device protection against reverse charge-i |
|
|
|
|
NXP |
2-lane DisplayPort to VGA adapter and benefits 2.1 VESA-compliant DisplayPort v1.1a converter Main Link: 1-lane and 2-lane modes supported HBR (High Bit Rate) at 2.7 Gbit/s per lane RBR (Reduced Bit Rate) at 1.62 Gbit/s per lane BER (Bit Error Rate) better than 109 Down-sp |
|
|
|
|
NXP |
Power-system with multiple fail-safe outputs, becoming a full part of a safety oriented system partitioning, to reach a high integrity safety level (up to ASIL D). The built-in enhanced high-speed CAN interface fulfills the ISO11898-2 and -5 standards. The LIN i |
|
|
|
|
NXP |
Dual Intelligent High-current Self-protected Silicon High-side Switch The device is suitable for loads with high inrush current, as well as motors and all types of resistive and inductive loads. Programming, control, and diagnostics are implemented via the serial peripheral interface (SPI). A dedicated parallel input |
|
|
|
|
NXP |
22-channel multiple switch detection interface a 24-to-1 analog multiplexer for reading inputs as analog. The analog input signal is buffered and provided on the AMUX output pin for the MCU to read. A battery and temperature monitor are included in the IC and available via the AMUX pin. The 33978 |
|
|
|
|
NXP |
Power-system with multiple fail-safe outputs, becoming a full part of a safety oriented system partitioning, to reach a high integrity safety level (up to ASIL D). The built-in enhanced high-speed CAN interface fulfills the ISO11898-2 and -5 standards. The LIN i |
|
Desde 2024. D4U Semiconductor.
|