No. | parte # | Fabricante | Descripción | Hoja de Datos |
---|---|---|---|---|
|
|
Motorola Inc |
DSP56F802 16-bit Digital Signal Processor 1.1.1 • • • • • • • • • • • • • • Digital Signal Processing Core Efficient 16-bit DSP56800 family DSP engine with dual Harvard architecture As many as 40 Million Instructions Per Second (MIPS) at 80 MHz core frequency Single-cycle 16 × 16-bit parall |
|
|
|
Motorola Inc |
32-BIT GENERAL PURPOSE FLOATING-POINT DUAL-PORT PROCESSOR FEATURES • Digital signal processing core – – – – Efficient 32-bit DSP engine Conforms to IEEE 754-1985 standard for single precision (32-bit) and single extended precision (44-bit) arithmetic Up to 30 Million Instructions Per Second (MIPS) at 60 MH |
|
|
|
Motorola Inc |
24-BIT DIGITAL SIGNAL PROCESSOR |
|
|
|
Motorola Inc |
high-density CMOS device . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 3 Documentation . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 4 Signal Groupings . . . . . . . . . . . . . . . . . . . . . . . . . 5 5 Maximum Ratings . . . . . . . . . . . . |
|
|
|
Motorola Inc |
32-BIT GENERAL PURPOSE FLOATING-POINT DUAL-PORT PROCESSOR FEATURES • Digital signal processing core – – – – Efficient 32-bit DSP engine Conforms to IEEE 754-1985 standard for single precision (32-bit) and single extended precision (44-bit) arithmetic Up to 30 Million Instructions Per Second (MIPS) at 60 MH |
|
|
|
Motorola Inc |
32-BIT GENERAL PURPOSE FLOATING-POINT DUAL-PORT PROCESSOR FEATURES • Digital signal processing core – – – – Efficient 32-bit DSP engine Conforms to IEEE 754-1985 standard for single precision (32-bit) and single extended precision (44-bit) arithmetic Up to 30 Million Instructions Per Second (MIPS) at 60 MH |
|
|
|
Motorola Inc |
24-Bit General Purpose Digital Signal Processor 512 words of full speed, on-chip program RAM (PRAM) memory, two Plastic Quad Flat Pack (PQFP) 256 word data RAMs, two preprogrammed data Available in a 132 pin, small footprint, ROMs, and special on-chip bootstrap hardware to persurface mount package |
|
|
|
Motorola Inc |
24-BIT DIGITAL SIGNAL PROCESSOR illustrated in Figure 1, makes the DSP56002 a cost-effective, high-performance solution for high-precision general purpose digital signal processing. 1 6 3 15 16-bit Bus 24-bit Bus Program Memory 512 × 24 RAM 64 × 24 ROM (boot) X Data Memory 25 |
|
|
|
Motorola Inc |
16-bit Digital Signal Processor of the DSP56156 include a built-in sigma-delta (²ý) codec and phase-locked loop (PLL). This combination of features makes the DSP56156 a cost-effective, high-performance solution for many DSP applications, especially speech coding, digital communicat |
|
|
|
Motorola Inc |
24-Bit Audio Digital Signal Processor • Multimode, multichannel decoder software functionality – – – Dolby Digital and Pro Logic MPEG2 5.1 DTS Bass management Freescale Semiconductor, Inc... – • Digital audio post-processing capabilities – – – – 3D Virtual surround sound Lucasfilm THX |
|
|
|
Motorola Inc |
24-Bit Audio Digital Signal Processor .................................... ii Signal/Connection Descriptions .......................1-1 Specifications ..........................2-1 Packaging ...............................3-1 Design Considerations ...........4-1 Ordering Information .... |
|
|
|
Motorola Inc |
high density CMOS device ..................25 16.0 JTAG Timing.............................26 17.0 Package Information ................29 18.0 Design Considerations .............34 19.0 Power Consumption Benchmark37 20.0 IBIS Model................................39 The DSP5 |
|
|
|
Motorola Inc |
DSP56852 16-bit Digital Signal Processor 1.1.1 • • • • • Digital Signal Processing Core Efficient 16-bit DSP engine with dual Harvard architecture 120 Million Instructions Per Second (MIPS) at 120MHz core frequency Single-cycle 16 × 16-bit parallel Multiplier-Accumulator (MAC) Four (4) 36- |
|
|
|
Motorola Inc |
120 MIPS Hybrid Processor 1.1.1 • • • • • • • • • • • • • • • • Digital Signal Processing Core Efficient 16-bit engine with dual Harvard architecture 120 Million Instructions Per Second (MIPS) at 120MHz core frequency Single-cycle 16 × 16-bit parallel Multiplier-Accumulator |
|
|
|
Motorola Inc |
16-bit Hybrid Controller 1.1.1 • • • • • Digital Signal Processing Core Efficient 16-bit 56800 family hybrid controller engine with dual Harvard architecture As many as 40 Million Instructions Per Second (MIPS) at 80MHz core frequency Single-cycle 16 × 16-bit parallel Multi |
|
|
|
Motorola Inc |
32-BIT GENERAL PURPOSE FLOATING-POINT DUAL-PORT PROCESSOR FEATURES • Digital signal processing core – – – – Efficient 32-bit DSP engine Conforms to IEEE 754-1985 standard for single precision (32-bit) and single extended precision (44-bit) arithmetic Up to 30 Million Instructions Per Second (MIPS) at 60 MH |
|
|
|
Motorola Inc |
32-BIT GENERAL PURPOSE FLOATING-POINT DUAL-PORT PROCESSOR FEATURES • Digital signal processing core – – – – Efficient 32-bit DSP engine Conforms to IEEE 754-1985 standard for single precision (32-bit) and single extended precision (44-bit) arithmetic Up to 30 Million Instructions Per Second (MIPS) at 60 MH |
|
|
|
Motorola Inc |
32-BIT GENERAL PURPOSE FLOATING-POINT DUAL-PORT PROCESSOR FEATURES • Digital signal processing core – – – – Efficient 32-bit DSP engine Conforms to IEEE 754-1985 standard for single precision (32-bit) and single extended precision (44-bit) arithmetic Up to 30 Million Instructions Per Second (MIPS) at 60 MH |
|
|
|
Motorola Inc |
16-bit Digital Signal Processor 1.1.1 • • • • • • • • • • • • • • www.DataSheet4U.com Digital Signal Processing Core Efficient 16-bit 56800 family controller engine with dual Harvard architecture As many as 40 Million Instructions Per Second (MIPS) at 80MHz core frequency Single-c |
|
|
|
Motorola Inc |
16-bit Hybrid Controller 1.1.1 • • • • • Digital Signal Processing Core Efficient 16-bit 56800 family hybrid controller engine with dual Harvard architecture As many as 40 Million Instructions Per Second (MIPS) at 80MHz core frequency Single-cycle 16 × 16-bit parallel Multi |
|