No. | parte # | Fabricante | Descripción | Hoja de Datos |
---|---|---|---|---|
|
|
Micross Components |
512K x 16 HIGH SPEED ASYNCHRONOUS CMOS STATIC RAM • High-speed access time: 10, 15 & 20ns • Available in Mil-Temp*, Enhanced & Industrial Ranges • High-performance, low-power CMOS process • Multiple center power and ground pins for greater noise immunity • Easy memory expansion with CE\ and OE\ oper |
|
|
|
Micross Components |
Synchronous SRAM • Synchronous Operation in relation to the input Clock • 2 Stage Registers resulting in Pipeline operation • On chip address counter (base +3) for Burst operations • Self-Timed Write Cycles • On-Chip Address and Control Registers • Byte Write support |
|
|
|
Micross Components |
256K x 16 HIGH SPEED ASYNCHRONOUS CMOS STATIC RAM • High-speed access time: 10, 15 & 20ns • Available in Mil-Temp*, Enhanced & Industrial Ranges • Low Active Power: 85 mW (typical) • Low Standby Power: 7 mW (typical) CMOS standby • Single power supply: VDD = 3.3V ± 5% • Fully static operation: no cl |
|
|
|
Micross Components |
DAC • +2.7V to +3.3V Single-Supply Operation • Wide Spurious-Free Dynamic Range: 70dB at • FfOuUllTy=D2i.f2feMreHnztial Output • Low-Current Standby or Full Shutdown Modes • Internal +1.2V, Low-Noise Bandgap Reference • Small 24-Pin Flat-pack Package OP |
|
|
|
Micross Components |
Synchronous SRAM • Synchronous Operation in relation to the input Clock • 2 Stage Registers resulting in Pipeline operation • On chip address counter (base +3) for Burst operations • Self-Timed Write Cycles • On-Chip Address and Control Registers • Byte Write support |
|
|
|
Micross Components |
512K x 36 SSRAM • Pin compatible and functionally equivalent to ZBT devices. • Supports 133MHz bus operations with zero wait states -Data is transferred on every clock • Internally self-timed output buffer control to eliminate the need to use asynchronous OE\ • Regi |
|
|
|
Micross Components |
512K x 36 SSRAM • Pin compatible and functionally equivalent to ZBT devices. • Supports 133MHz bus operations with zero wait states -Data is transferred on every clock • Internally self-timed output buffer control to eliminate the need to use asynchronous OE\ • Regi |
|
|
|
Micross Components |
512K x 36 SSRAM • Pin compatible and functionally equivalent to ZBT devices. • Supports 133MHz bus operations with zero wait states -Data is transferred on every clock • Internally self-timed output buffer control to eliminate the need to use asynchronous OE\ • Regi |
|