| No. | parte # | Fabricante | Descripción | Hoja de Datos |
|---|---|---|---|---|
|
|
|
Microchip |
8-bit Microcontroller • High Performance, Low Power AVR® 8-Bit Microcontroller • Advanced RISC Architecture – 135 Powerful Instructions – Most Single Clock Cycle Execution – 32 × 8 General Purpose Working Registers – Fully Static Operation – Up to 16 MIPS Throughput at 16 |
|
|
|
|
Microchip |
CMOS 8-bit microcontroller High Performance, Low Power AVR® 8-Bit Microcontroller Family Advanced RISC Architecture ̶ 131 Powerful Instructions – Most Single Clock Cycle Execution ̶ 32 x 8 General Purpose Working Registers ̶ Fully Static Operation ̶ Up to 20 MIPS Throughpu |
|
|
|
|
Microchip |
Microcontroller High Performance, Low-Power AVR® 8-bit Microcontroller Family • Advanced RISC Architecture – 131 Powerful Instructions – Most Single Clock Cycle Execution – 32 x 8 General Purpose Working Registers – Fully Static Operation – Up to 20 MIPS Throughput |
|
|
|
|
Microchip |
Microcontrollers and advanced peripherals. The devices described in this data sheet offer 8 or 16 KB in a 28/32/48-pin package. megaAVR® 0-series Overview The figure below shows the megaAVR® 0-series devices, laying out pin count variants and memory sizes: • Vertica |
|
|
|
|
Microchip |
Microcontrollers and advanced peripherals. The devices described in this data sheet offer 8 or 16 KB in a 28/32/48-pin package. megaAVR® 0-series Overview The figure below shows the megaAVR® 0-series devices, laying out pin count variants and memory sizes: • Vertica |
|
|
|
|
Microchip |
CMOS 8-bit microcontroller High Performance, Low Power AVR® 8-Bit Microcontroller Family Advanced RISC Architecture ̶ 131 Powerful Instructions – Most Single Clock Cycle Execution ̶ 32 x 8 General Purpose Working Registers ̶ Fully Static Operation ̶ Up to 20 MIPS Throughpu |
|
|
|
|
Microchip |
CMOS 8-bit microcontroller High Performance, Low Power AVR® 8-Bit Microcontroller Family Advanced RISC Architecture ̶ 131 Powerful Instructions – Most Single Clock Cycle Execution ̶ 32 x 8 General Purpose Working Registers ̶ Fully Static Operation ̶ Up to 20 MIPS Throughpu |
|
|
|
|
Microchip |
CMOS 8-bit microcontroller High Performance, Low Power AVR® 8-Bit Microcontroller Family Advanced RISC Architecture ̶ 131 Powerful Instructions – Most Single Clock Cycle Execution ̶ 32 x 8 General Purpose Working Registers ̶ Fully Static Operation ̶ Up to 20 MIPS Throughpu |
|
|
|
|
Microchip |
CMOS 8-bit microcontroller High Performance, Low Power AVR® 8-Bit Microcontroller Family Advanced RISC Architecture ̶ 131 Powerful Instructions – Most Single Clock Cycle Execution ̶ 32 x 8 General Purpose Working Registers ̶ Fully Static Operation ̶ Up to 20 MIPS Throughpu |
|
|
|
|
Microchip |
CMOS 8-bit microcontroller High Performance, Low Power AVR® 8-Bit Microcontroller Family Advanced RISC Architecture ̶ 131 Powerful Instructions – Most Single Clock Cycle Execution ̶ 32 x 8 General Purpose Working Registers ̶ Fully Static Operation ̶ Up to 20 MIPS Throughpu |
|
|
|
|
Microchip |
CMOS 8-bit microcontroller High Performance, Low Power AVR® 8-Bit Microcontroller Family Advanced RISC Architecture ̶ 131 Powerful Instructions – Most Single Clock Cycle Execution ̶ 32 x 8 General Purpose Working Registers ̶ Fully Static Operation ̶ Up to 20 MIPS Throughpu |
|
|
|
|
Microchip |
AVR Microcontroller • High Performance, Low Power Microchip AVR® 8-Bit Microcontroller Family • Advanced RISC Architecture – 131 Powerful Instructions – Most Single Clock Cycle Execution – 32 x 8 General Purpose Working Registers – Fully Static Operation – Up to 20 MIPS |
|
|
|
|
Microchip |
AVR Microcontroller • High Performance, Low Power Microchip AVR® 8-Bit Microcontroller Family • Advanced RISC Architecture – 131 Powerful Instructions – Most Single Clock Cycle Execution – 32 x 8 General Purpose Working Registers – Fully Static Operation – Up to 20 MIPS |
|
|
|
|
Microchip |
8-bit Microcontroller • High Performance, Low Power AVR® 8-Bit Microcontroller • Advanced RISC Architecture – 135 Powerful Instructions – Most Single Clock Cycle Execution – 32 × 8 General Purpose Working Registers – Fully Static Operation – Up to 16 MIPS Throughput at 16 |
|
|
|
|
Microchip |
CMOS 8-bit microcontrollers High-performance, low-power 8-bit AVR® Microcontroller Advanced RISC architecture 131 powerful Instructions – most single-clock cycle execution 32 × 8 general purpose working registers Fully static operation Up to 20MIPS throughput at 20 |
|
|
|
|
Microchip |
Rad-Tol 8-bit AVR Microcontroller • High-performance, Low-power AVR 8-bit Microcontroller • Advanced RISC Architecture – 133 Powerful Instructions - Most Single-clock Cycle Execution – 32 × 8 General Purpose Working Registers + Peripheral Control Registers – Fully Static Operation – |
|
|
|
|
Microchip |
CMOS 8-bit microcontroller High Performance, Low Power AVR® 8-Bit Microcontroller Family Advanced RISC Architecture ̶ 131 Powerful Instructions – Most Single Clock Cycle Execution ̶ 32 x 8 General Purpose Working Registers ̶ Fully Static Operation ̶ Up to 20 MIPS Throughpu |
|
|
|
|
Microchip |
8-bit Microcontroller • High Performance, Low Power AVR® 8-Bit Microcontroller • Advanced RISC Architecture – 135 Powerful Instructions – Most Single Clock Cycle Execution – 32 × 8 General Purpose Working Registers – Fully Static Operation – Up to 16 MIPS Throughput at 16 |
|
|
|
|
Microchip |
8-bit Microcontroller • High Performance, Low Power AVR® 8-Bit Microcontroller • Advanced RISC Architecture – 135 Powerful Instructions – Most Single Clock Cycle Execution – 32 × 8 General Purpose Working Registers – Fully Static Operation – Up to 16 MIPS Throughput at 16 |
|
|
|
|
Microchip |
8-bit Microcontroller • High Performance, Low Power AVR® 8-Bit Microcontroller • Advanced RISC Architecture – 135 Powerful Instructions – Most Single Clock Cycle Execution – 32 × 8 General Purpose Working Registers – Fully Static Operation – Up to 16 MIPS Throughput at 16 |
|
Desde 2024. D4U Semiconductor.
|