No. | parte # | Fabricante | Descripción | Hoja de Datos |
---|---|---|---|---|
|
|
Micrel Semiconductor |
5-BIT Registered Transceiver DESCRIPTION s 25Ω cut-off bus outputs s 50Ω receiver outputs s Transmit and receive registers with separate clocks s 1500ps max. delay from CLK1 to Bus Outputs (BUS) s 1500ps max. delay from CLK2 to Receiver Outputs (Q) s Individual bus enable pins |
|
|
|
Micrel Semiconductor |
LASER DIODE DRIVER s Up to 1.25Gbps operation s 75mA peak drive current s Separate modulation control s Separate output enable for laser safety s Differential inputs for data s 75KΩ input pulldown resistor s Single power supply s Available in 16-pin SOIC package DESCR |
|
|
|
Micrel Semiconductor |
4-BIT PARALLEL-TO-SERIAL CONVERTER s On-chip clock ÷4 and ÷8 s Extended 100E VEE range of –4.2V to –5.5V s 1.6Gb/s typical data rate capability s Differential clock and serial inputs s VBB output for single-ended use s Asynchronous data synchronization s Mode select to expand to 8 bit |
|
|
|
Micrel Semiconductor |
DUAL TTL-to-DIFFERENTIAL PECL TRANSLATOR ■ ■ ■ ■ ■ ■ 300ps typical propagation delay <100ps output-to-output skew Differential PECL outputs PNP TTL inputs for minimal loading Flow-through pinouts Available in 8-pin SOIC package DESCRIPTION The SY10/100ELT22 are dual TTL-to-differential PEC |
|
|
|
Micrel Semiconductor |
Quint 2-INPUT OR/NOR GATE DESCRIPTION s Max. propagation delay of 700ps s IEE min. of –45mA s Industry standard 100K ECL levels s Extended supply voltage option: VEE = –4.2V to –5.5V s Voltage and temperature compensation for improved noise immunity s Internal 75kΩ input pu |
|
|
|
Micrel Semiconductor |
SINGLE SUPPLY 1:9 PECL/TTL-TO-PECL s PECL version of popular ECLinPS E111 s Low skew s Guaranteed skew spec s VBB output s TTL enable input s Selectable TTL or PECL clock input s Single +5V supply s Differential internal design s Similar pin configuration to E111 s PECL I/O fully comp |
|
|
|
Micrel Semiconductor |
TRIPLE LVPECL-TO-PECL OR PECL-TO-LVPECL TRANSLATOR s 5V and 3.3V power supplies required s Also, supports LVPECL-to-PECL translation s 500ps propagation delays s Fully differential design s Differential line receiver capability s Application note s Available in 20-pin SOIC package DESCRIPTION The SY |
|
|
|
Micrel Semiconductor |
5V/3.3V VARIABLE OUTPUT SWING DIFFERENTIAL RECEIVER s 3.3V and 5V power supply options s High bandwidth output transitions s Internal 75KΩ pull-down resistors on inputs s Functionally equivalent to SY100EL16V with variable output swing s Improved output waveform characteristics s Available in 8-pin SO |
|
|
|
Micrel Semiconductor |
5V/3.3V DUAL DIFFERENTIAL 2:1 MULTIPLEXER s s s s s s 3.3V and 5V power supply options 440ps propagation delay Separate and common select High bandwidth output transitions Internal 75KΩ input pull-down resistors Available in 20-pin SOIC package SY100EL56V DESCRIPTION The SY100EL56V is a du |
|
|
|
Micrel Semiconductor |
QUINT 2-INPUT XOR/XNOR GATE s 600ps max. propagation delay s Extended 100E VEE range of –4.2V to –5.5V s True and complementary outputs s OR/NOR function outputs s Fully compatible with Industry standard 10KH, 100K I/O levels s Internal 75KΩ input pulldown resistors s Fully com |
|
|
|
Micrel Semiconductor |
QUINT 2-INPUT XOR/XNOR GATE s 600ps max. propagation delay s Extended 100E VEE range of –4.2V to –5.5V s True and complementary outputs s OR/NOR function outputs s Fully compatible with Industry standard 10KH, 100K I/O levels s Internal 75KΩ input pulldown resistors s Fully com |
|
|
|
Micrel Semiconductor |
QUINT 2-INPUT AND/NAND GATE s 600ps max. propagation delay s Extended 100E VEE range of –4.2V to –5.5V s True and complementary outputs s OR/NOR function outputs s Fully compatible with Industry standard 10KH, 100K I/O levels s Internal 75KΩ input pulldown resistors s Fully com |
|
|
|
Micrel Semiconductor |
3.3V/5V 2.5GHz PECL/ECL 1:4 FANOUT BUFFER ■ High-speed 1:4 PECL/ECL fanout buffer ■ 2:1 multiplexer input ■ Guaranteed AC parameters over temp/voltage: • > 2.5GHz fMAX (toggle) • < 225ps rise/fall times • < 25ps within device skew • < 425ps propagation delay (CLK-to-Q) ■ Low jitter design: • |
|
|
|
Micrel Semiconductor |
OA/OAI GATE DESCRIPTION s Max. propagation delay of 800ps s IEE min. of –55mA s Extended supply voltage option: VEE = –4.2V to –5.5V s Voltage and temperature compensation for improved noise immunity s Internal 75kΩ input pull-down resistors s 70% faster than |
|
|
|
Micrel Semiconductor |
8-Input Pecl Differential Mux s Low skew s Differential PECL inputs s Differential cut-off PECL outputs capable of driving 25Ω load for driving data bus s Tri-state TTL output s TTL select and enable input s Internal 75KΩ PECL input pull-down resistors s PECL I/O fully compatible |
|
|
|
Micrel Semiconductor |
ENHANCED DIFFERENTIAL RECEIVER DESCRIPTION s 3.3V and 5V power supply options s 250ps propagation delay s Very high voltage gain vs. standard EL16 or EL16V s Ideal for Pulse Amplifier and Limiting Amplifier applications s Data synchronous Enable/Disable (/EN) on QHG and /QHG pro |
|
|
|
Micrel Semiconductor |
3.3V/5V 2.5GHz PROGRAMMABLE DELAY ■ Pin-for-pin, plug-in compatible to the ON Semiconductor MC100EP196 ■ Maximum frequency > 2.5GHz ■ Programmable range: 2.2ns to 12.2ns ■ 10ps increments ■ 30ps fine tuning range ■ PECL mode operating range: VCC = 3.0V to 5.5V with VEE = 0V ■ NECL mo |
|
|
|
Micrel Semiconductor |
Clock Generation Chip |
|
|
|
Micrel Semiconductor |
5V/3.3V TRIPLE ECL/LVECL-TOPECL/ LVPECL TRANSLATOR s 3.3V and 5V power supply options s 500ps propagation delay s Fully differential design s Supports both standard and low voltage operation s Available in 20-pin SOIC package DESCRIPTION The SY100EL90V is a triple ECL/LVECL-to-PECL/ LVPECL translato |
|
|
|
Micrel Semiconductor |
5V/3.3V DUAL DIFFERENTIAL DATA AND CLOCK D FLIP-FLOP s 3.3V and 5V power supply option s Differential D, CLK and Q s Extended VEE range of –3.0V to –5.5V s VBB output for single-ended use s 1100MHz min. toggle frequency s Asynchronous Reset and Set s Fully compatible with Motorola MC100LVEL29 and MC100 |
|