| No. | parte # | Fabricante | Descripción | Hoja de Datos |
|---|---|---|---|---|
|
|
|
Integrated Device Technology |
FAST CMOS OCTAL BUFFER/LINE DRIVERS • Common features: – Low input and output leakage ≤1µA (max.) – CMOS power levels – True TTL input and output compatibility – VOH = 3.3V (typ.) – VOL = 0.3V (typ.) – Meets or exceeds JEDEC standard 18 specifications – Product available in Radiation |
|
|
|
|
Integrated Device Technology |
FAST CMOS 18-BIT REGISTER • Common features: – 0.5 MICRON CMOS Technology – High-speed, low-power CMOS replacement for ABT functions – Typical tSK(o) (Output Skew) < 250ps – Low input and output leakage ≤1µ A (max.) – ESD > 2000V per MIL-STD-883, Method 3015; > 200V using ma |
|
|
|
|
Integrated Device Technology |
3.3 VOLT CMOS FIFO • • • • • • • • • • • Storage capacity: IDT72V3631 - 512 x 36 IDT72V3641 - 1,024 x 36 IDT72V3651 - 2,048 x 36 Supports clock frequencies up to 67 MHz Fast access times of 10ns Free-running CLKA and CLKB can be asynchronous or coincident (permits s |
|
|
|
|
Integrated Device Technology |
3.3 VOLT CMOS FIFO and CLKB may be asynchronous or coincident (simultaneous reading and writing of data on a single clock edge is permitted) Auto power down minimizes power dissipation Available in space saving 128-pin Thin Quad Flatpack (TQFP) Pin and functionally co |
|
|
|
|
Integrated Device Technology |
3.3V CMOS 18-BIT UNIVERSAL BUS TRANSCEIVER DESCRIPTION: DRIVE FEATURES: APPLICATIONS: • High Output Drivers: ±24mA • Reduced system switching noise • 5V and 3.3V mixed voltage systems • Data communication and telecommunication systems The LVC16601A 18-bit universal bus transceiver is bu |
|
|
|
|
Integrated Device Technology |
3.3 VOLT CMOS TRIPLE BUS SyncFIFO • • • • • • Memory storage capacity: IDT72V3686 – 16,384 x 36 x 2 IDT72V3696 – 32,768 x 36 x 2 IDT72V36106 – 65,536 x 36 x 2 Clock frequencies up to 100 MHz (6.5ns access time) Two independent FIFOs buffer data between one bidirectional 36-bit po |
|
|
|
|
Integrated Device Technology |
3.3V Synchronous ZBT SRAMs 2.5V I/O Description The IDT71V2556/58 are 3.3V high-speed 4,718,592-bit (4.5 Megabit) synchronous SRAMS. They are designed to eliminate dead bus cycles when turning the bus around between reads and writes, or writes and reads. Thus, they have been given th |
|
|
|
|
Integrated Device Technology |
LOW POWER CLOCK GENERATOR • Four internal PLLs • Internal non-volatile EEPROM • Internal I2C EEPROM master interface • FAST (400kHz) mode I2C serial interfaces • Input Frequencies – TCXO: 10 MHz to 40 MHz – Crystal: 8 MHz to 30 MHz – RTC Crystal: 32.768 kHz • Output Frequenc |
|
|
|
|
Integrated Device Technology |
FAST CMOS 8-BIT IDENTITY COMPARATOR − IDT54/74FCT521 equivalent to FASTTM speed − IDT54/74FCT521A 35% faster than FAST − IDT54/74FCT521B 50% faster than FAST − IDT54/74FCT521C 60% faster than FAST − Equivalent to FAST output drive over full temperature and voltage supply extremes − IO |
|
|
|
|
Integrated Device Technology |
FAST CMOS 20-BIT BUFFERS • Common features: – 0.5 MICRON CMOS Technology – High-speed, low-power CMOS replacement for ABT functions – Typical tSK(o) (Output Skew) < 250ps – Low input and output leakage ≤1µ A (max.) – ESD > 2000V per MIL-STD-883, Method 3015; > 200V using ma |
|
|
|
|
Integrated Device Technology |
3.3V CMOS 16-BIT BUS TRANSCEIVER/ REGISTERS • 0.5 MICRON CMOS Technology • Typical tSK(o) (Output Skew) < 250ps • ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0) • Packages include 25 mil pitch SSOP, 19.6 mil pitch TSSOP and 15.7 mil pitch TVSOP • Exten |
|
|
|
|
Integrated Device Technology |
3.3 Volt CMOS DUAL ASYNCHRONOUS FIFO • The IDT72V81 is equivalent to two IDT72V01 - 512 x 9 FIFOs • The IDT72V82 is equivalent to two IDT72V02 - 1,024 x 9 FIFOs • The IDT72V83 is equivalent to two IDT72V03 - 2,048 x 9 FIFOs • The IDT72V84 is equivalent to two IDT72V04 - 4,096 x 9 FIFOs |
|
|
|
|
Integrated Device Technology |
Frequency Generator Benefits • • • • • • • Generates common frequencies from 14.318 MHz or 25 MHz Crystal or reference input 4 - 0.7V current-mode differential output pairs Supports Serial-ATA at 100 MHz Two spread spectrum modes: 0 to -0.5 downspread and +/-0.25% cente |
|
|
|
|
Integrated Device Technology |
56-pin CK505 Clock • 2 - CPU differential low power push-pull pairs • 7- SRC differential low power push-pull pairs • 1 - CPU/SRC selectable differential low power push-pull pair • 1 - SRC/DOT selectable differential low power push-pull pair • 5 - PCI, 33MHz • 1 - PCI |
|
|
|
|
Integrated Device Technology |
3.3 VOLT CMOS ASYNCHRONOUS FIFO • 3.3V family uses less power than the 5 Volt 7201/7202/7203/7204/ 7205/7206 family • 512 x 9 organization (72V01) • 1,024 x 9 organization (72V02) • 2,048 x 9 organization (72V03) • 4,096 X 9 organization (72V04) • 8,192 x 9 organization (72V05) • |
|
|
|
|
Integrated Device Technology |
HIGH-SPEED 3.3V 128K x 18 ASYNCHRONOUS DUAL-PORT STATIC RAM True Dual-Port memory cells which allow simultaneous access of the same memory location High-speed access – Commercial: 10/12/15ns (max.) – Industrial: 12/15ns (max.) Dual chip enables allow for depth expansion without external logic IDT70V639 easily |
|
|
|
|
Integrated Device Technology |
CMOS FIFO memories clock edge is permitted) Easily expandable in width and depth Auto power down minimizes power dissipation Available in a space-saving 128-pin Thin Quad Flatpack (TQFP) Pin and functionally compatible versions of the 5V operating IDT723623/723633/7236 |
|
|
|
|
Integrated Device Technology |
FAST CMOS 8-BIT IDENTITY COMPARATOR − IDT54/74FCT521 equivalent to FASTTM speed − IDT54/74FCT521A 35% faster than FAST − IDT54/74FCT521B 50% faster than FAST − IDT54/74FCT521C 60% faster than FAST − Equivalent to FAST output drive over full temperature and voltage supply extremes − IO |
|
|
|
|
Integrated Device Technology |
CMOS Static RAM ◆ High-speed access and chip select times – Military: 20/25/35/45/55/70/90/120/150ns (max.) – Industrial: 20/25ns (max.) – Commercial: 15/20/25ns (max.) ◆ Low-power consumption ◆ Battery backup operation – 2V data retention voltage (LA version only) |
|
|
|
|
Integrated Device Technology |
3.3V CMOS OCTAL BUFFER/LINE DRIVER • 0.5 MICRON CMOS Technology • ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0) • 25 mil Center SSOP and QSOP Packages • Extended commercial range of -40°C to +85°C • VCC = 3.3V ±0.3V, Normal Range or VCC = 2.7 |
|
Desde 2024. D4U Semiconductor.
|