No. | parte # | Fabricante | Descripción | Hoja de Datos |
---|---|---|---|---|
|
|
Optek Technology |
Slotted Optical Switches Photo Integrated Circuit |
|
|
|
Integrated Circuit Technology |
Programmable Electrically Erasable Logic Array s Programmable Electrically Erasable Logic Array s Versatile Logic Array Architecture - 24 I/Os, 14 inputs, 60 registers/latches - Up to 72 logic cell output functions - PLA structure with true product-term sharing - Logic functions and registers c |
|
|
|
Aeroflex Circuit Technology |
CT2553 / 2554 / 2555 / 2556 Advanced Integrated MUX (AIM) Hybrid FOR MIL-STD-1553 I I A E RO I I I I I I I I I I Second Source Compatible to the BUS-61553 Complete Integrated MUX Including: • Low Power Dual Transceiver • BC/RTU/MT Protocol • 8K x 16 Shared Ram • Interrupt Logic Compatible with MIL-STD- 1750 and other Standard C |
|
|
|
Aeroflex Circuit Technology |
Advanced Integrated MUX (AIM) Hybrid I Second Source Compatible to the BUS-61553 I Complete Integrated MUX Including: • Low Power Dual Transceiver • BC/RTU/MT Protocol • 8K x 16 Shared Ram • Interrupt Logic I Compatible with MIL-STD- 1750 and other Standard CPUs I DIP or Flatpack Hybrid |
|
|
|
Optek Technology |
(KT960 - KT990) Slotted Optical Switches Photo Integrated Circuit |
|
|
|
Avic Technology |
LINEAR INTEGRATED CIRCUIT *Very low external component required. *High current output and high operating voltage. *Low harmonic and crossover distortion. *Built-in Over temperature protection. *Short circuit protection between all pins. *Safety Operating Area for output trans |
|
|
|
Integrated Circuit Technology |
Programmable Electrically Erasable Logic Array s CMOS Electrically Erasable Technology − Reprogrammable in 28-pin DIP , SOIC and PLCC packages Versatile Logic Array Architecture − 12 I/Os, 14 inputs, 36 registers/latches − Up to 36 logic cell output functions − PLA structure with true product-te |
|
|
|
Avic Technology |
(AV3842B / AV3843B) LINEAR INTEGRATED CIRCUIT *Trimmed Oscillator for Precise Frequency Control *Oscillator Frequency Guaranteed at 250kHz *Current Mode Operation to 500kHz *Automatic Feed Forward Compensation *Latching PWM for Cycle-By-Cycle Current Limiting *Internally Trimmed Reference with U |
|
|
|
Integrated Device Technology |
FIFO / Microcircuit A DRAWING APPROVAL DATE 23 May 1988 REVISION LEVEL SIZE C A SHEET CAGE CODE 67268 1 OF 16 5962-87531 DSCC FORM 2233 APR 97 DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited. 5962-E172-01 1. SCOPE 1.1 Scope. Th |
|
|
|
Optek Technology |
(KT93x - KT94x) Slotted Optical Switches Photo Integrated Circuit |
|
|
|
Optek Technology |
(KT93x - KT94x) Slotted Optical Switches Photo Integrated Circuit |
|
|
|
Optek Technology |
(KT93x - KT94x) Slotted Optical Switches Photo Integrated Circuit |
|
|
|
Optek Technology |
(KT960 - KT990) Slotted Optical Switches Photo Integrated Circuit |
|
|
|
Optek Technology |
(KT960 - KT990) Slotted Optical Switches Photo Integrated Circuit |
|
|
|
Optek Technology |
(KT960 - KT990) Slotted Optical Switches Photo Integrated Circuit |
|
|
|
Optek Technology |
(KT960 - KT990) Slotted Optical Switches Photo Integrated Circuit |
|
|
|
Optek Technology |
(KT960 - KT990 Series) Slotted Optical Switches Photo Integrated Circuit |
|
|
|
Avic Technology |
LINEAR INTEGRATED CIRCUIT * FM IFT,AM IFT and FM Detector Coil aren’ t needed. * Operating Supply Voltage Range * VCC( opr ) = 1.8 ~ 7V ( Ta=25°C). SOP-16 DIP-16 BLOCK DIAGRAM Vcc AM FM 16 AM RF IN 15 FM RF OUT 14 FM/AM SW AM/ FM SW 13 FM OSC 12 AM OSC 11 DET O |
|
|
|
Avic Technology |
(AV3842A / AV3843A) LINEAR INTEGRATED CIRCUIT *Low external part count. *Low start up current ( Typical 0.12mA ) *Automatic feed forward compensation *Pulse-by-Pulse current limiting *Under-voltage lockout with hysteresis *Double pulse Suppression *High current totem pole output to drive MOSFET |
|
|
|
Avic Technology |
(AV3842A / AV3843A) LINEAR INTEGRATED CIRCUIT *Low external part count. *Low start up current ( Typical 0.12mA ) *Automatic feed forward compensation *Pulse-by-Pulse current limiting *Under-voltage lockout with hysteresis *Double pulse Suppression *High current totem pole output to drive MOSFET |
|