logo

GiGa GD1 DataSheet

No. parte # Fabricante Descripción Hoja de Datos
1
GD16523

GiGa
2.5 GBIT/S 16:1 Multiplexer
Datasheet
2
GD16571

GiGa
2.5 GBIT/S RETIMING LASER DRIVER
Datasheet
3
GD16591

Giga
(GD16591 / GD16592) 3.3V Multifunction Transmitter and Receiver
Datasheet
4
GD16591A

Giga
(GD16591A / GD16592A) 3.3V Multifunction Transmitter and Receiver
Datasheet
5
GD16592A

Giga
(GD16591A / GD16592A) 3.3V Multifunction Transmitter and Receiver
Datasheet
6
GD16585

Giga
Transmitter MUX
l On-chip low noise VCO with a wide tuning range. Automated capture of the VCO frequency by a true phase and frequency detector. Retiming of MUX stage output with 10 GHz clock. Clock failure detection NLDET. Phase nulling circuit for easy interfacin
Datasheet
7
GD16588

Giga
(GD16584 / GD16588) Receiver / CDR and DeMUX
500 ppm from the reference clock, it automatically switches the phase and frequency detector into the PLL loop. In the auto lock mode the locking range is selectable between 500 or 2000 ppm. When the VCO frequency is within the lock range, the Bang-B
Datasheet
8
GD16521

GiGa
2.5 GBIT/S RE TIMING LASER DRIVER
Datasheet
9
GD16592

Giga
(GD16591 / GD16592) 3.3V Multifunction Transmitter and Receiver
Datasheet
10
GD16590

GiGa
General PLL Clock Synthesiser
Datasheet
11
GD16589

Giga
(GD16585 / GD16589) Transmitter MUX
GIGA’s unique self-synchronizing dynamic phase alignment scheme that allows both: u Source synchronous counter clocking for OIF99.102.5 interfaces. u Forward clocking with phase nulling and jitter clean-up of the clock. These schemes enable the seria
Datasheet
12
GD16585

Giga
(GD16585 / GD16589) Transmitter MUX
GIGA’s unique self-synchronizing dynamic phase alignment scheme that allows both: u Source synchronous counter clocking for OIF99.102.5 interfaces. u Forward clocking with phase nulling and jitter clean-up of the clock. These schemes enable the seria
Datasheet
13
GD16584

Giga
(GD16584 / GD16588) Receiver / CDR DeMUX
500 ppm from the reference clock, it automatically switches the phase and frequency detector into the PLL loop. In the auto lock mode the locking range is selectable between 500 or 2000 ppm. When the VCO frequency is within the lock range, the Bang-B
Datasheet



logo    Desde 2024. D4U Semiconductor.   |   Contáctenos   |   Política de Privacidad