No. | parte # | Fabricante | Descripción | Hoja de Datos |
---|---|---|---|---|
|
|
Freescale Semiconductor |
16-Bit Digital Signal Controllers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-9 For the Latest Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-10 Chapter 2 Core Architecture |
|
|
|
Freescale Semiconductor |
16-bit Digital Signal Controllers 1.1.1 • • • • • • • • • • • • • • • • Core Efficient 16-bit engine with dual Harvard architecture 120 Million Instructions Per Second (MIPS) at 120MHz core frequency Single-cycle 16 × 16-bit parallel Multiplier-Accumulator (MAC) Four (4) 36-bit accu |
|
|
|
Freescale Semiconductor |
16-bit Digital Signal Controllers |
|
|
|
Freescale Semiconductor |
16-bit Digital Signal Controllers 1.1.1 • • • • • • • • • • • • • • • • Core Efficient 16-bit engine with dual Harvard architecture 120 Million Instructions Per Second (MIPS) at 120MHz core frequency Single-cycle 16 × 16-bit parallel Multiplier-Accumulator (MAC) Four (4) 36-bit accu |
|
|
|
Freescale Semiconductor |
16-bit Digital Signal Controllers 1.1.1 • • • • • • • • • • • • • • • • Digital Signal Processing Core Efficient 16-bit engine with dual Harvard architecture 120 Million Instructions Per Second (MIPS) at 120MHz core frequency Single-cycle 16 × 16-bit parallel Multiplier-Accumulator |
|
|
|
Freescale Semiconductor |
16-bit Digital Signal Controllers 1.1.1 • • • • • • • • • • • • • • • • Digital Signal Processing Core Efficient 16-bit engine with dual Harvard architecture 120 Million Instructions Per Second (MIPS) at 120MHz core frequency Single-cycle 16 × 16-bit parallel Multiplier-Accumulator |
|
|
|
Freescale Semiconductor |
16-bit Digital Signal Controllers 1.1.1 • • • • • • • • • • • • • • • • Digital Signal Processing Core Efficient 16-bit engine with dual Harvard architecture 120 Million Instructions Per Second (MIPS) at 120MHz core frequency Single-cycle 16 × 16-bit parallel Multiplier-Accumulator |
|
|
|
Freescale Semiconductor |
16-bit Digital Signal Controllers 1.1.1 • • • • • • • • • • • • • • • • Core Efficient 16-bit engine with dual Harvard architecture 120 Million Instructions Per Second (MIPS) at 120MHz core frequency Single-cycle 16 × 16-bit parallel Multiplier-Accumulator (MAC) Four (4) 36-bit accu |
|
|
|
Freescale Semiconductor |
16-bit Digital Signal Controllers 1.1.1 • • • • • • • • • • • • • • • • Digital Signal Processing Core Efficient 16-bit engine with dual Harvard architecture 120 Million Instructions Per Second (MIPS) at 120MHz core frequency Single-cycle 16 × 16-bit parallel Multiplier-Accumulator |
|
|
|
Freescale Semiconductor |
16-bit Digital Signal Controllers |
|
|
|
Freescale Semiconductor |
16-bit Digital Signal Controllers |
|
|
|
Freescale Semiconductor |
Digital Signal Controller Cores . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-1 1.2 Architectural Overview. . . . . . . . . . . . . . . . . |
|
|
|
Freescale Semiconductor |
Digital Signal Controller Cores . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-1 1.2 Architectural Overview. . . . . . . . . . . . . . . . . |
|
|
|
Freescale Semiconductor |
16-bit Digital Signal Controllers 1.1.1 • • • • • • • • • • • • • • • • Digital Signal Processing Core Efficient 16-bit engine with dual Harvard architecture 120 Million Instructions Per Second (MIPS) at 120MHz core frequency Single-cycle 16 × 16-bit parallel Multiplier-Accumulator |
|
|
|
Freescale Semiconductor |
DSP56824 16-Bit Digital Signal Processor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Product Documentation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
|
|
|
Freescale Semiconductor |
Low-Power CMOS Ionization Smoke Detector • • • • • • • • • • Speed-Up Sampling Rate of 40 ms of Internal Clock Period (Pin 12) After First Detection of Smoke Timer Function for Reduced Sensitivity for a Nominal Period of 6.43 Minutes (10 Minutes Max) High-Smoke Detection in the “Reduced Sen |
|
|
|
Freescale Semiconductor |
PowerQUICC III Integrated Processor Hardware Specifications For simplicity, MPC8568 may only be mentioned throughout the document. The MPC8567E feature differences are as follows: • The MPC8567E PCI-Express supports x1/x2/x4, but does not have x8 support. • Does not have eTSEC1, eTSEC2, or TLU Note that both |
|