No. | parte # | Fabricante | Descripción | Hoja de Datos |
---|---|---|---|---|
|
|
Exar Corporation |
3 CHANNEL DS3/E3/STS-1 LINE INTERFACE UNIT • Incorporates an improved Timing Recovery circuit and is pin and functional compatible to XRT73L03A • Meets E3/DS3/STS-1 Jitter Tolerance Requirements • Contains a 4-Wire Microprocessor Serial Interface • Full Loop-Back Capability • Transmit and Rec |
|
|
|
Exar Corporation |
16-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT are programmed through a standard parallel microprocessor interface or SPI (Serial Mode). EXAR’s LIU has patented high impedance circuits that allow the transmitter outputs and receiver inputs to be high impedance when experiencing a power failure or |
|
|
|
Exar Corporation |
TWELVE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT RECEIVER • R3 Technology Redundancy) input jitter tolerance (Reconfigurable, Relayless • Single 3.3 V ± 5% power supply • 5 V Tolerant digital inputs • Available in 420 pin TBGA Thermally enhanced Package • On chip Clock and Data Recovery circu |
|
|
|
Exar Corporation |
QUAD E1 LINE TRANSCEIVER • Fully integrated quad, short-haul PCM transceivers for E1 applications. • On Chip Receive Equalizer and Transmit Pulse Shaper for CEPT 75Ω and 120Ω line terminations • On chip clock recovery circuit • Transformer or capacitor coupled receiver input |
|
|
|
Exar Corporation |
QUAD E1 LINE TRANSCEIVER • Fully integrated quad, short-haul PCM transceivers for E1 applications. • On Chip Receive Equalizer and Transmit Pulse Shaper for CEPT 75Ω and 120Ω line terminations • On chip clock recovery circuit • Transformer or capacitor coupled receiver input |
|
|
|
Exar Corporation |
SINGLE CHANNEL DS1/CEPT LINE INTERFACE UNIT • Complete E1 (CEPT) and DS1 Line Interface Unit • Generates transmit output pulses that are compliant with the ITU-T G.703 Pulse Template for 2.048Mbps (E1) rates FIGURE 1. BLOCK DIAGRAM OF THE XRT83D10 • On-Chip Pulse Shaping for both 75 Ω ,120 Ω |
|
|
|
Exar Corporation |
Low Power Repeater/Receiver D Contains All The Active Components For A PCM Repeater Or Long Haul Line Receiver D Low Voltage Operation (5.1V) D Low Power Consumption (8.75mA Max) D 2Mbps Operation Capability D Dual Matched ALBO Ports D Internal Adjustable Phase Shift Circuitry |
|
|
|
Exar Corporation |
E3/DS3/STS-1 JITTER ATTENUATOR/STS-1 TO DS3 DESYNCHRONIZER • Meets the E3/DS3/STS-1 jitter requirements • No external components required • Compliance with jitter transfer template outlined in ITU G.751, G.752, G.755 and GR-499-CORE,1995 standards BLOCK DIAGRAM OF THE XRT71D00 • Meets output jitter requireme |
|
|
|
Exar Corporation |
E3/DS3/STS-1 LINE INTERFACE UNIT • Incorporates an improved Timing Recovery circuit and is pin and functional compatible to XRT73L00 • Meets E3/DS3/STS-1 Jitter Tolerance Requirements • Full Loop-Back Capability • Transmit and Receive Power Down Modes • Full Redundancy Support • Con |
|
|
|
Exar Corporation |
WAN Clock for T1 and E1 Systems • Generates Output Clock Frequencies Ranging • • • • • • • • • From 8kHz up to 16.384MHz Serial Port Control for Optimal Performance Sync Output: 8kHz or 64kHz Low Jitter Cascadable (Master / Slave Modes) No External Components Needed Pin Compatible |
|
|
|
Exar Corporation |
312MHZ CLOCK & CRYSTAL MULTIPLIER WITH LVDS OUTPUTS • 156 or 320 MHz Operating Range • Low Output Jitter: s 0.0009 UIRMS typical @ 155.52 MHz, per Telcordia GR-253-CORE for OC-3. Optimized for 15 to 40 MHz crystals Uses parallel fundamental mode • On Chip Crystal Oscillator Circuit s s APPLICATION |
|
|
|
Exar Corporation |
OC-12/STM-4/ QUAD OC-3/STM-1 POS/ATM FRAMER WITH INTEGRATED CDRS • A single chip solution for ATM UNI and packet over SONET • Provides the highest level of protection switching flexibility for up to 1:14 protected OC-3/STM-1 ports. • Provides quad serial OC-3/STM-1 interfaces with integrated CDR, compatible with i |
|
|
|
Exar Corporation |
PCM Line Interface Chip D Single 5V Supply D Receiver Input Can Be Either Balanced or Unbalanced D Up To 8.448Mbps Operation In Both Tx and Rx Directions D TTL Compatible Interface D Device Can Be Used as a Line Interface Unit Without Clock Recovery APPLICATIONS D T1, T2, |
|
|
|
Exar Corporation |
Universal Multiprotocol Serial Interface • Software-configurable multiprotocol serial interface supporting: V.35, V.36, EIA-530 (A), RS232 (V.28), X.21, RS449 One chip fully integrated solution (Internal termination) Contains 8 receivers and 8 transmitters for full DTE and DCE support Glitc |
|
|
|
Exar Corporation |
VT/TU MAPPER AND M13 MULTIPLEXER • Provides mapping of up to 28 T1 streams as Asynchronous VT1.5 into an STS-1 SPE or TU-11 tributary unit into an STM-1/VC-3 or TUG-3 from STM1/VC-4 • Supports 28 T1 streams M13 multiplexed into a serial DS3 • Supports 21 E1 streams M13 multiplexed |
|
|
|
Exar Corporation |
TWO CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT RECEIVER: • On chip Clock and Data Recovery circuit for high input jitter tolerance. • Meets the jitter tolerance requirements as specified in ITU-T G.823_1993 for E3 and Telcordia GR-499CORE for DS3 applications. • Detects and Clears LOS as per G.7 |
|
|
|
Exar Corporation |
3 CHANNEL E3/DS3/STS-1 LINE INTERFCE UNIT • Meets E3/DS3/STS-1 Jitter Tolerance Requirements • Full Loop-Back Capability • Transmit and Receive Power Down Modes • Full Redundancy Support • Contains a 4-Wire Microprocessor Serial Interface • Uses Minimum External components • Single +3.3V Pow |
|
|
|
Exar Corporation |
3 CHANNEL DS3/E3/STS-1 LINE INTERFACE UNIT • Incorporates an improved Timing Recovery circuit and is pin and functional compatible to XRT73L03 • Meets E3/DS3/STS-1 Jitter Tolerance Requirements • Contains a 4-Wire Microprocessor Serial Interface • Full Loop-Back Capability • Transmit and Rece |
|
|
|
Exar Corporation |
THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT RECEIVER: • Hardware Mode for control and configuration • Each channel supports Local, Remote and Digital Loop-backs • On chip Clock and Data Recovery circuit for high input jitter tolerance • Meets E3/DS3/STS-1 Jitter Tolerance Requirement • Dete |
|
|
|
Exar Corporation |
FOUR CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT RECEIVER: • On chip Clock and Data Recovery circuit for high input jitter tolerance. • PRBS error counter register to accumulate errors. • Supports Local, Remote and Digital Loop-backs. • Single 3.3 V ± 5% power supply. • 5 V Tolerant I/O. • Maximu |
|