logo

Etc APL DataSheet

No. parte # Fabricante Descripción Hoja de Datos
1
APL1088EC-PB

Etc
500mA Low Dropout Linear Regulator






• Output Voltage Accuracy ± 2.0% Line Regulation - 1mV (typ.) Load Regulation - 6mV (typ.) Input Voltage Range up to 9V Internal Current Limiting and Thermal Shutdown Protections SOT-89 and TO-92 Packages Available General Description The
Datasheet
2
APL1088EC-TR

Etc
500mA Low Dropout Linear Regulator






• Output Voltage Accuracy ± 2.0% Line Regulation - 1mV (typ.) Load Regulation - 6mV (typ.) Input Voltage Range up to 9V Internal Current Limiting and Thermal Shutdown Protections SOT-89 and TO-92 Packages Available General Description The
Datasheet
3
SMOMAPL138B-HIREL

Texas Instruments
Low-Power Applications Processor
123
• Highlights
  – Compact 16-Bit Instructions
  – Dual Core SoC
• C674x Two Level Cache Memory Architecture
• 375-MHz ARM926EJ-S™ RISC MPU
  – 32K-Byte L1P Program RAM/Cache
• 375-MHz C674x Fixed/Floating-Point VLIW
  – 32K-Byte L1D Data RAM/Cache
Datasheet
4
OMAPL137-HT

Texas Instruments
Low-Power Applications Processor
12345
• Highlights
  – Bit-Field Extract, Set, Clear
  – Dual Core SoC
  – Normalization, Saturation, Bit-Counting
• 300-MHz ARM926EJ-S™ RISC MPU
  – Compact 16-Bit Instructions
• 300-MHz C674x™ VLIW DSP
• C674x Two Level Cache Memory Architecture
  –
Datasheet
5
APL1088

Etc
500mA Low Dropout Linear Regulator






• Output Voltage Accuracy ± 2.0% Line Regulation - 1mV (typ.) Load Regulation - 6mV (typ.) Input Voltage Range up to 9V Internal Current Limiting and Thermal Shutdown Protections SOT-89 and TO-92 Packages Available General Description The
Datasheet
6
APL1088DC-PB

Etc
500mA Low Dropout Linear Regulator






• Output Voltage Accuracy ± 2.0% Line Regulation - 1mV (typ.) Load Regulation - 6mV (typ.) Input Voltage Range up to 9V Internal Current Limiting and Thermal Shutdown Protections SOT-89 and TO-92 Packages Available General Description The
Datasheet
7
OMAPL138B-EP

Texas Instruments
DSP+ARM Processor
1
• Highlights
• C674x Two Level Cache Memory Architecture
  – Dual Core SoC
  – 32K-Byte L1P Program RAM/Cache
• 345-MHz ARM926EJ-S™ RISC MPU
  – 32K-Byte L1D Data RAM/Cache
• 345-MHz C674x Fixed/Floating-Point VLIW
  – 256K-Byte L2 Unified Mapped R
Datasheet
8
SMOMAPL138B-HiRel

Texas Instruments
Low-Power Applications Processor
123
• Highlights
  – Compact 16-Bit Instructions
  – Dual Core SoC
• C674x Two Level Cache Memory Architecture
• 375-MHz ARM926EJ-S™ RISC MPU
  – 32K-Byte L1P Program RAM/Cache
• 375-MHz C674x Fixed/Floating-Point VLIW
  – 32K-Byte L1D Data RAM/Cache
Datasheet
9
VSC7303

ETC
Stapleford - 24-port Gigabit Ethernet Switch-on-a-Chip
502-01 IGBT IC DC | | 3 VLA502-01 IGBT IC VCC | | RG=1.1 4 VLA502-01 IGBT IC (1) VI VI (2) 0V VO tr tf 90% 50% 10% VO 0V -5V ttrip1,2 10V 0V ttimer 10V tPLH tPHL D1 C1 VD RG Dz2 Dz3 CM600DU-24NFH etc. VLA502-01 C2 CMOS etc. C
Datasheet
10
APL1088DC-TR

Etc
500mA Low Dropout Linear Regulator






• Output Voltage Accuracy ± 2.0% Line Regulation - 1mV (typ.) Load Regulation - 6mV (typ.) Input Voltage Range up to 9V Internal Current Limiting and Thermal Shutdown Protections SOT-89 and TO-92 Packages Available General Description The
Datasheet
11
APL4500

ETC
PLL Module

· -4 dBm Output Level at 4500 MHz
· Channel Step Size : 1000 kHz
· 2 nd Description The plerow PLL synthesizer module was designed for use in wireless and wireline systems in a wide range of frequency from 50 MHz to 6 GHz. ASB’s PLL provides excepti
Datasheet



logo    Desde 2024. D4U Semiconductor.   |   Contáctenos   |   Política de Privacidad