logo

Epson SLA DataSheet

No. parte # Fabricante Descripción Hoja de Datos
1
SLA5506H

Epson
(SLA5000H Series) High Density Gate Array
Datasheet
2
SLA581QH

Epson
(SLA5000H Series) High Density Gate Array
Datasheet
3
SLA4028

Epson
(SLA40000 Series) High Density Gate Array
q q q q q Super-high density (adopting 0.45µm silicon gate CMOS with 2- and 3-metal layers) High-speed operation (operation delay of internal gate = 0.160ns at 3.3V, 2-input power NAND standard) Internal gate = 3.3 and 3.0V (2.0V single), I/O buffer
Datasheet
4
SLA6050

EPSON
CMOS High Speed Gate Array
Datasheet
5
SLA5028H

Epson
(SLA5000H Series) High Density Gate Array
Datasheet
6
SLA5075H

Epson
(SLA5000H Series) High Density Gate Array
Datasheet
7
SLA5442H

Epson
(SLA5000H Series) High Density Gate Array
Datasheet
8
SLA5668H

Epson
(SLA5000H Series) High Density Gate Array
Datasheet
9
SLA5815H

Epson
(SLA5000H Series) High Density Gate Array
Datasheet
10
SLA502TH

Epson
(SLA5000H Series) High Density Gate Array
Datasheet
11
SLA507TH

Epson
(SLA5000H Series) High Density Gate Array
Datasheet
12
SLA509T

Epson
(SLA5000H Series) High Density Gate Array
Datasheet
13
SLA507QH

Epson
(SLA5000H Series) High Density Gate Array
Datasheet
14
SLA533QH

Epson
(SLA5000H Series) High Density Gate Array
Datasheet
15
SLA550QH

Epson
(SLA5000H Series) High Density Gate Array
Datasheet
16
SLA4078

Epson
(SLA40000 Series) High Density Gate Array
q q q q q Super-high density (adopting 0.45µm silicon gate CMOS with 2- and 3-metal layers) High-speed operation (operation delay of internal gate = 0.160ns at 3.3V, 2-input power NAND standard) Internal gate = 3.3 and 3.0V (2.0V single), I/O buffer
Datasheet
17
SLA407T

Epson
(SLA40000 Series) High Density Gate Array
q q q q q Super-high density (adopting 0.45µm silicon gate CMOS with 2- and 3-metal layers) High-speed operation (operation delay of internal gate = 0.160ns at 3.3V, 2-input power NAND standard) Internal gate = 3.3 and 3.0V (2.0V single), I/O buffer
Datasheet
18
SLA4028

Seiko Epson Corp
High Density Gate Array
q q q q q Super-high density (adopting 0.45µm silicon gate CMOS with 2- and 3-metal layers) High-speed operation (operation delay of internal gate = 0.160ns at 3.3V, 2-input power NAND standard) Internal gate = 3.3 and 3.0V (2.0V single), I/O buffer
Datasheet
19
SLA7620

EPSON
CMOS High Speed Gate Array
Datasheet
20
SLA5099

Epson
(SLA5000H Series) High Density Gate Array
Datasheet



logo    Desde 2024. D4U Semiconductor.   |   Contáctenos   |   Política de Privacidad