No. | parte # | Fabricante | Descripción | Hoja de Datos |
---|---|---|---|---|
|
|
ETC |
PanelLink Digital Transmitter an inter-pair skew tolerance up to 1 full input clock cycle. An advanced on-chip jitter filter is also added to extend tolerance to VGA clock jitter. Since all PanelLink products are designed on scaleable CMOS architecture to support future performan |
|
|
|
ETC |
PanelLink Digital Transmitter an inter-pair skew tolerance up to 1 full input clock cycle. An advanced on-chip jitter filter is also added to extend tolerance to VGA clock jitter. Since all PanelLink products are designed on scaleable CMOS architecture to support future performan |
|
|
|
ETC |
SiI 161A PanelLink Receiver • • • • • § Low Power: 3.3V core operation Time staggered data output for reduced ground bounce Sync Detect: for Plug & Display “Hot Plugging” Cable Distance Support: over 5m with twisted-pair, fiber-optics ready Compliant with DVI 1.0 (DVI is backwa |
|
|
|
ETC |
SiI 161A PanelLink Receiver • • • • • § Low Power: 3.3V core operation Time staggered data output for reduced ground bounce Sync Detect: for Plug & Display “Hot Plugging” Cable Distance Support: over 5m with twisted-pair, fiber-optics ready Compliant with DVI 1.0 (DVI is backwa |
|
|
|
ETC |
Transiistor |
|