No. | parte # | Fabricante | Descripción | Hoja de Datos |
---|---|---|---|---|
|
|
Texas Instruments |
Dual Channel DSI to Dual-Link LVDS Bridge • Implements MIPI® D-PHY version 1.00.00 physical layer front-end and display serial interface (DSI) version 1.02.00 • Dual-channel DSI receiver configurable for one, two, three, or four D-PHY data lanes per channel operating up to 1 Gbps per lane • |
|
|
|
ETC |
Rectifier Diode Avalanche Diode International standard package, JEDEC DO-203 AA (DO-4) Planar glassivated chips q q It 2 TVJ = 45°C VR = 0 TVJ = TVJM VR = 0 Applications Supplies for DC power equipment DC supply for PWM inverter Field supply for DC motors Battery DC power suppl |
|
|
|
Texas Instruments |
CSI-2/DSI DPHY Re-timer •1 MIPI DPHY 1.1 Specification compliant • Enables low-cost cable solutions • Supports up to 4 lanes at 1.5 Gbps – CSI-2/DSI Clock rates from 100 MHz To 750 MHz • Sub mW Power in shutdown state • MIPI DSI Bi-directional LP mode supported • Supports f |
|
|
|
Texas Instruments |
Single-Channel DSI to Single-Link LVDS Bridge • Implements MIPI® D-PHY version 1.00.00 physical layer front-end and display serial interface (DSI) version 1.02.00 • Single channel DSI receiver configurable for 1, 2, 3, or 4 D-PHY data lanes per channel operating up to 1 Gbps/lane • Supports 18 b |
|
|
|
Texas Instruments |
MIPI DSI to eDP Bridge •1 Embedded DisplayPort™ (eDP™) 1.4 Compliant Supporting 1, 2, or 4 Lanes at 1.62 Gbps (RBR), 2.16 Gbps, 2.43 Gbps, 2.7 Gbps (HBR), 3.24 Gbps, 4.32 Gbps, or 5.4 Gbps (HBR2). • Implements MIPI® D-PHY Version 1.1 Physical Layer Front-End and Display Se |
|
|
|
Texas Instruments |
MIPI DSI to eDP Bridge • Embedded DisplayPort™ ( eDP™) 1.4 compliant supporting 1, 2, or 4 lanes at 1.62 Gbps (RBR), 2.16 Gbps, 2.43 Gbps, 2.7 Gbps (HBR), 3.24 Gbps, 4.32 Gbps, or 5.4 Gbps (HBR2). • Implements MIPI® D-PHY version 1.1 physical layer front-end and display se |
|
|
|
Texas Instruments |
Single Channel DSI to Dual-Link LVDS Bridge • Implements MIPI® D-PHY version 1.00.00 physical layer front-end and display serial interface (DSI) version 1.02.00 • Single channel DSI receiver configurable for one, two, three, or four D-PHY data lanes per channel operating up to 1 Gbps per lane |
|
|
|
Texas Instruments |
2K DSI to FPD-Link III Bridge Serializer 3 Description • AEC-Q100 qualified for automotive applications with the following results: – Device temperature grade 2: −40℃ to +105℃ ambient operating temperature • Supports pixel clock frequency up to 210 MHz for 3K (2880x1620) at 30Hz, QXGA (20 |
|
|
|
Texas Instruments |
2K DSI to FPD-Link III Bridge Serializer 3 Description • AEC-Q100 qualified for automotive applications with the following results: – Device temperature grade 2: −40℃ to +105℃ ambient operating temperature • Supports pixel clock frequency up to 210 MHz for 3K (2880x1620) at 30Hz, QXGA (20 |
|
|
|
ETC |
Rectifier Diode Avalanche Diode International standard package, JEDEC DO-203 AA (DO-4) Planar glassivated chips q q It 2 TVJ = 45°C VR = 0 TVJ = TVJM VR = 0 Applications Supplies for DC power equipment DC supply for PWM inverter Field supply for DC motors Battery DC power suppl |
|
|
|
ETC |
Rectifier Diode with common cathode • • • • International standard package Planar glassivated chips Isolated and UL registered E153432 Epoxy meets UL 94V-0 TVJ = 45°C; VR = 0 V; TVJ = 150°C; VR = 0 V; Applications • • • • Supplies for DC power equipment DC supply for PWM inverter Fie |
|
|
|
Texas Instruments |
MIPI DSI to eDP Bridge 1 APPLICATIONS •234 Embedded DisplayPort (eDP) 1.4 Compliant Supporting 1, 2, or 4 Lanes at 1.62Gbps (RBR), 2.7Gbps (HBR), or 5.4Gbps (HBR2). • Implements MIPI® D-PHY Version 1.1 Physical Layer Front-End and Display Serial Interface (DSI) Version 1 |
|
|
|
Texas Instruments |
Automotive Single-Channel MIPI DSI to Single-Link LVDS Bridge •1 Qualified for Automotive Applications • AEC-Q100 Qualified With the Following Results: – Device Temperature Grade 2: –40°C to +105°C Ambient Operating Temperature – Device HBM ESD Classification Level 3A – Device CDM ESD Classification Level C6 • |
|
|
|
Texas Instruments |
CSI-2/DSI DPHY Re-timer •1 MIPI DPHY 1.1 Specification compliant • Enables low-cost cable solutions • Supports up to 4 lanes at 1.5 Gbps – CSI-2/DSI Clock rates from 100 MHz To 750 MHz • Sub mW Power in shutdown state • MIPI DSI Bi-directional LP mode supported • Supports f |
|
|
|
Texas Instruments |
Automotive Single Channel DSI to Dual-Link LVDS Bridge •1 Qualified for Automotive Applications • AEC-Q100 Qualified With the Following Results: – Device Temperature Grade 2: –40°C to 105°C Ambient Operating Temperature – Device HBM ESD Classification Level 3A – Device CDM ESD Classification Level C6 • I |
|