No. | parte # | Fabricante | Descripción | Hoja de Datos |
---|---|---|---|---|
|
|
JCST |
PNP Transistor z High Total Power Dissipation.(PC=0.45W) z High hFE and Good Linearity z Complementary to S9014 TO-92 1.EMITTER 2. BASE 3. COLLECTOR MAXIMUM RATINGS (Ta=25℃ unless otherwise noted) Symbol Parameter Value Unit VCBO Collector-Base Voltage -50 |
|
|
|
JCST |
NPN Transistor z High Current Gain Bandwidth Product TO – 92 1.EMITTER 2.BASE 3.COLLECTOR MAXIMUM RATINGS (Ta=25℃ unless otherwise noted) Symbol VCBO VCEO VEBO IC PC RθJA Tj Tstg Parameter Collector-Base Voltage Collector-Emitter Voltage Emitter-Base Voltage Co |
|
|
|
JCST |
PNP Transistor Low Frequency Power Amplifier Complementary Pair with 2SD669/A 1. EMITTER MAXIMUM RATINGS (Ta=25℃ unless otherwise noted) 2. COLLECTOR Symbol Parameter Value Unit VCBO Collector-Base Voltage -180 V 3. BASE VCEO Collector-Emitter Voltage |
|
|
|
JCST |
PNP Transistor · High Collector Power Dissipation . · Complementary to 2SD1616/2SD1616A 1. EMITTER 2. COLLECTOR MAXIMUM RATINGS (Ta=25℃ unless otherwise noted) 3. BASE Symbol Parameter Value Unit VCBO Collector-Base Voltage 2SB1116 2SB1116A -60 -80 V VC |
|
|
|
JCST |
PNP Transistor Low Frequency Power Amplifier Complementary Pair with 2SD669/A 1. EMITTER MAXIMUM RATINGS (Ta=25℃ unless otherwise noted) 2. COLLECTOR Symbol Parameter Value Unit VCBO Collector-Base Voltage -180 V 3. BASE VCEO Collector-Emitter Voltage |
|
|
|
JCST |
NPN Digital Transistor 1) Built-in bias resistors enable the configuration of an inverter circuit without connecting external input resistors (see equivalent circuit) 2) The bias resistors consist of thin-film resistors with complete isolation to allow egative biasing of t |
|
|
|
JCST |
NPN Transistor z High Breakdown Voltage and Current z Excellent DC Current Gain Linearity z Complement the 2SB1260 z Low Collector-Emitter Saturation Voltage SOT-89-3L 1. BASE 2. COLLECTOR 3. EMITTER MAXIMUM RATINGS (Ta=25℃ unless otherwise noted) Symbol VCBO VC |
|
|
|
ICST |
Clock Divider • Packaged as 8 pin SOIC • ICS’ lowest cost clock divider • Low skew (500ps) outputs. One is ÷ 2 of other. • Easy to use with other generators and buffers • Input clock frequency up to 156 MHz • Output clock duty cycle of 45/55 • Power Down turns off |
|
|
|
ICST |
LVPECL / ECL MULTIPLEXER • 1 differential 3.3V LVPECL output • 4:1 or 2:1 Crystal Oscillator Multiplexer • Supports parallel resonant crystals with a frequency range of 10MHz - 25MHz. The oscillator circuit is optimized for parallel resonant mode, and will require external c |
|
|
|
ChipSourceTek |
Standalone Linear Li-lon Battery Charger • Programmable Charge Current Up to 1A • Preset 4.2V charge voltage with ±1% accuracy • No MOSFET,Sense Resistor or blocking Diode Required • Constant-Current/Constant-Voltage operation with Thermal Regulation to maximize Charge Rate Without Risk of |
|
|
|
ICST |
Pentium/Pro System and Cyrix Clock Chip include four CPU, seven PCI and eight SDRAM clocks. Two reference outputs are available equal to the crystal frequency, plus the IOAPIC output powered by VDDL. Additionally, the device meets the Pentium power-up stabilization, which requires that CPU |
|
|
|
ICST |
LOW SKEW 1 TO 4 CLOCK BUFFER • • • • Outputs are skew matched to within 50ps Packaged in 16 pin TSSOP One PECL input to 4 PECL output clock drivers Operating Voltages of 3.3V to 5V Block Diagram VDD 62Ω 62Ω IN IN 270Ω Q0 270Ω Q0 VDD 62Ω 62Ω Q1 VDD 62Ω 62Ω 270Ω 270Ω Q1 Q2 |
|
|
|
ICST |
LVPECL/ECL FANOUT BUFFER • 6 differential LVPECL outputs • 1 differential PCLK, nPCLK input pair • PCLK, nPCLK pair can accept the following differential input levels: LVPECL, LVDS, CML, SSTL • Maximum output frequency: > 2GHz • Output skew: 30ps (maximum) • Part-to-part ske |
|
|
|
ICST |
LVPECL FANOUT BUFFER • 4 differential 3.3V LVPECL outputs • Selectable CLK or crystal inputs • CLK can accept the following input levels: LVCMOS, LVTTL • Maximum output frequency up to 266MHz • Output skew: 35ps (maximum) • Part-to-part skew: 150ps (maximum) • Propagatio |
|
|
|
JCST |
PNP Transistor z High Voltage z High Speed Switching z Low Collector Saturation Voltage TO – 92 1. EMITTER 2. COLLECTOR 3. BASE MAXIMUM RATINGS (Ta=25℃ unless otherwise noted) Symbol VCBO VCEO VEBO IC PC RθJA Tj Tstg Parameter Collector-Base Voltage Collector-E |
|
|
|
JCST |
TO-3P Plastic-Encapsulate Transistors z High Collector Current Capability z High Power Dissipation z High Frequency z High Voltage z Complement to 2SA5200 TO – 3P 1. BASE 2. COLLECTOR 3. EMITTER APPLICATIONS z High-Fidelity Audio Output Amplifier z General Purpose Power Amplifier MAXIM |
|
|
|
ChipSourceTek |
Dual channel DC motor driver chip ach 1.8A The maximum peak output current can reach 2.5A e Including forward/reverse/stop/brake functions Extremely low static current (typ. 0.1uA) T Built in thermal protection function with hysteresis effect (TSD) Packaging form: SOP16 e CST6508 A |
|
|
|
ICST |
PRELIMINARY INFORMATION Clock Divider and 2X Multiplier • Packaged in 8 pin SOIC • Low cost clock divider and 2X multiplier • Low skew (500ps) outputs. One is ÷ 2 of other. • Easy to use with other generators and buffers • Input clock frequency up to 90 MHz at 5 V • Output clock duty cycle of 45/55 • Powe |
|
|
|
ICST |
Low Skew Clock Inverter and Divider • • • • • • Packaged in 16 pin narrow (150 mil) SOIC Input clock up to 160 MHz in the non-PLL mode Provides clock outputs of CLK, CLK, and CLK/2 Low skew (500 ps) on CLK, CLK, and CLK/2 All outputs can be tri-stated Entire chip can be powered down by |
|
|
|
ICST |
LVPECL/ECL FANOUT BUFFER • 2 differential 2.5V/3.3V LVPECL / ECL outputs • 1 differential PCLK, nPCLK input pair • PCLK, nPCLK pair can accept the following differential input levels: LVPECL, LVDS, CML, SSTL • Output frequency: 3GHz • Translates any single ended input signal |
|