Busque con el número de pieza junto con el fabricante o la descripción
V103 |
Click to view a larger image
| Part Number | V103 |
| Manufacturer | Integrated Device Technology |
| Description | The V103 LVDS display interface transmitter is primarily designed to support pixel data transmission between a video processing engine and a digital video display. The data rate supports up to SXGA+ resolutions and can be used in Plasma, Rear Projector, Front Projector, CRT and LCD display applications. It can also be used in other high-bandwidth parallel da. |
| Features |
• Pin compatible with THine THC63LVD103 • Wide pixel clock range: 8 - 135 MHz • Supports a wide range of video and graphics modes including VGA, SVGA, XGA, SXGA, SXGA+, NTSC, PAL, SDTV, and HDTV up to 1080I or 720P • Internal PLL requires no external loop filter • Selectable rising or falling clock edge for data alignment • Compatible with Spread Spectrum clock source • Reduced LVDS output voltage swing mode (selectable) to minimize EMI • CMOS/TTL data inputs can be configured for reduced input voltage swing • • • • Single 3.3 V supply Low power consumption CMOS design Power down mode 64-. |
| Datasheet |
 V103 Data Sheet
PDF 178.87KB |
| Distributor | Stock | Price | Buy |
|---|
V103 |
| Part Number | V103 |
| Manufacturer | Renesas |
| Title | TRIPLE 10-BIT LVDS TRANSMITTER |
| Description | The V103 LVDS display interface transmitter is primarily designed to support pixel data transmission between a video processing engine and a digital video display. The data rate supports up to SXGA+ resolutions and can be used in Plasma, Rear Projector, Front Projector, CRT and LCD display applicati. |
| Features |
• Pin compatible with THine THC63LVD103 • Wide pixel clock range: 8 - 135 MHz • Supports a wide range of video and graphics modes including VGA, SVGA, XGA, SXGA, SXGA+, NTSC, PAL, SDTV, and HDTV up to 1080I or 720P • Internal PLL requires no external loop filter • Selectable rising or falling clock edge for data alignment • Compatible with Spread Spectrum clock source • Reduced LVDS output voltage. |
| No. | Parte # | Fabricante | Descripción | Hoja de Datos |
|---|---|---|---|---|
| 1 | V10-A500X |
EPCOS |
Surge Arrester 2-Electrode-Arrester |
|
| 2 | V10-H08X |
EPCOS |
Surge Arrester 2-Electrode-Arrester |
|
| 3 | V10-H14X |
EPCOS |
Surge Arrester 2-Electrode-Arrester |
|
| 4 | V10-H22X |
EPCOS |
Surge Arrester 2-Electrode-Arrester |
|
| 5 | V10-H30X |
EPCOS |
Surge Arrester 2-Electrode-Arrester |
|
| 6 | V1000LA160B |
Harris |
UL Recognized Radial Lead Metal-Oxide Varistors |
|
| 7 | V1000LA160B |
Littelfuse |
Line Voltage Operation/ Radial Lead |
|
| 8 | V1000LA160BP |
Littelfuse |
Metal-Oxide Varistors |
|
| 9 | V1000LA160CP |
Littelfuse |
Radial Leaded Varistors |
|
| 10 | V1000LA80A |
Harris |
UL Recognized Radial Lead Metal-Oxide Varistors |
|
Desde 2024. D4U Semiconductor.
|