Busque con el número de pieza junto con el fabricante o la descripción
74F11 |
Click to view a larger image
| Part Number | 74F11 |
| Manufacturer | Fairchild Semiconductor |
| Description | This device contains three independent gates, each of which performs the logic AND function. May 2007 tm Ordering Information Order Number Package Number Package Description 74F11SC 74F11SJ M14A M14D 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Devices also. |
| Features | . |
| Datasheet |
 74F11 Data Sheet
PDF 169.25KB |
| Distributor | Stock | Price | Buy |
|---|
74F11 |
| Part Number | 74F11 |
| Manufacturer | NXP |
| Title | Triple 3-input NAND gate |
| Description | COMMERCIAL RANGE VCC = 5V ±10%, Tamb = 0°C to +70°C N74F10N, N74F11N N74F10D, N74F11D PKG DWG # SOT27-1 SOT108-1 INPUT AND OUTPUT LOADING AND FAN OUT TABLE PINS Dna, Dnb, Dnc Qn Qn Data inputs Data output (74F10) Data output (74F11) DESCRIPTION 74F (U.L.) HIGH/LOW 1.0/1.0 50/33 50/33 LOAD VALUE HIG. |
| Features | 2a Q2 D0a D0b D1a D1b D1c Q1 GND 1 2 3 4 5 6 7 74F11 14 13 12 11 10 9 8 VCC D0c Q0 D2c D2b D2a Q2 SF00055 SF00056 LOGIC SYMBOLS 74F10 1 2 13 3 4 5 9 10 11 1 2 13 74F11 3 4 5 9 10 11 D0a D0b D0c D1a D1b D1c D2a D2b D2c D0a D0b D0c D1a D1b D1c D2a D2b D2c Q0 Q1 Q2 Q0 Q1 Q2 VCC = Pin 14 GND = Pin 7 12 6 8 VCC = Pin 14 GND = Pin 7 12 6 8 SF00057 SF00058 September 20. |
74F11 |
| Part Number | 74F11 |
| Manufacturer | Texas Instruments |
| Title | Triple 3-Input AND Gate |
| Description | These devices contain three independent 3-input AND gates. They perform the Boolean functions Y = A • B • C or Y = A + B + C in positive logic. The SN54F11 is characterized for operation over the full military temperature range of − 55°C to 125°C. The SN74F11 is characterized for operation from 0°C . |
| Features | Y 11 3C 10 3B 9 3A 8 3Y SN54F11 . . . FK PACKAGE (TOP VIEW) 1C VCC NC 1A 1B 2A 3 2 1 20 19 4 18 1Y NC 5 17 NC 2B 6 16 3C NC 7 15 NC 2C 8 14 3B 9 10 11 12 13 3A 3Y NC GND 2Y NC − No internal connection logic diagram, each gate (positive logic) A B Y C PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Tex. |
74F11 |
| Part Number | 74F11 |
| Manufacturer | National Semiconductor |
| Title | Triple 3-Input AND Gate |
| Description | This device contains three independent gates, each of which performs the logic AND function. Ordering Code: Order Number Package Number Package Description 74F11SC M14A 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow 74F11SJ M14D 14-Lead Small Outline Package (SO. |
| Features | mbient Temperature under Bias −55°C to +125°C Junction Temperature under Bias −55°C to +150°C VCC Pin Potential to Ground Pin Input Voltage (Note 2) −0.5V to +7.0V −0.5V to +7.0V Input Current (Note 2) −30 mA to +5.0 mA Voltage Applied to Output in HIGH State (with VCC = 0V) Standard Output 3-STATE Output −0.5V to VCC −0.5V to +5.5V Current Applied to Output in LOW State (Max) twice t. |
| No. | Parte # | Fabricante | Descripción | Hoja de Datos |
|---|---|---|---|---|
| 1 | 74F10 |
NXP |
Triple 3-input NAND gate |
|
| 2 | 74F10 |
Fairchild Semiconductor |
Triple 3-Input NAND Gate |
|
| 3 | 74F10 |
National Semiconductor |
Triple 3-Input NAND Gate |
|
| 4 | 74F10 |
Texas Instruments |
TRIPLE 3-INPUT POSITIVE-NAND GATE |
|
| 5 | 74F1056 |
Fairchild Semiconductor |
8-Bit Schottky Barrier Diode Array |
|
| 6 | 74F1071 |
Fairchild Semiconductor |
18-Bit Undershoot/Overshoot Clamp |
|
| 7 | 74F109 |
National Semiconductor |
Dual JK Positive Edge-Triggered Flip-Flop |
|
| 8 | 74F109 |
NXP |
Positive J-K positive edge-triggered flip-flops |
|
| 9 | 74F109 |
Fairchild Semiconductor |
Dual JK Positive Edge-Triggered Flip-Flop |
|
| 10 | 74F109 |
Texas Instruments |
DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOP |
|
Desde 2024. D4U Semiconductor.
|