logo

LP62S16128BU-70LLI AMIC Technology 128K X 16 BIT LOW VOLTAGE CMOS SRAM Datasheet

LP62S16128BU-70LLIF SRAM 128Kx16 70ns IT


AMIC Technology
LP62S16128BU-70LLI
Part Number LP62S16128BU-70LLI
Manufacturer AMIC Technology
Description The LP62S16128B-I is a low operating current 2,097,152bit static random access memory organized as 131,072 words by 16 bits and operates on low power voltage from 2.7V to 3.6V. It is built using AMIC's high performance CMOS process. Inputs and three-state outputs are TTL compatible and allow for dir...
Features n Operating voltage: 2.7V to 3.6V n Access times: 55/70 ns (max.) n Current: Very low power version: Operating: 55ns 40mA (max.) 70ns 35mA (max.) Standby: 10µA (max.) n n n n n Full static operation, no clock or refreshing required All inputs and outputs are directly TTL-compatible Common I/O using three-state output Data retention voltage: 2V (min.) Available in 44-pin TSOP and 48-ball CSP (6 x 8 mm) packages General Description The LP62S16128B-I is a low operating current 2,097,152bit static random access memory organized as 131,072 words by 16 bits and operates on low power voltage from 2....

Document Datasheet LP62S16128BU-70LLI datasheet pdf (160.12KB)
Distributor Distributor
NAC
Stock 0 In Stock
Price
480 units: 2.64 USD
1 units: 3.09 USD
BuyNow BuyNow BuyNow (Manufacturer a AMIC Technology)




LP62S16128BU-70LLI Distributor

part
AMIC Technology
LP62S16128BU-70LLIF
SRAM 128Kx16 70ns IT
480 units: 2.64 USD
1 units: 3.09 USD
Distributor
NAC

0 In Stock
BuyNow BuyNow





LP62S16128BU-70LLI Similar Datasheet

Part Number Description
LP62S16128BU-70LLT
manufacturer
AMIC Technology
128K X 16 BIT LOW VOLTAGE CMOS SRAM
The LP62S16128B-T is a low operating current 2,097,152-bit static random access memory organized as 131,072 words by 16 bits and operates on low power voltage from 2.7V to 3.6V. It is built using AMIC's high performance CMOS process. Inputs and three-state outputs are TTL compatible and allow for direct interfacing with common system bus structures. The chip enable input is provided for POWER-DOWN, device enable. Two byte enable inputs and an output enable input are included for easy interfacing. Data retention is guaranteed at a power supply voltage as low as 2V. Pin Configurations n TSOP n CSP (Chip Size Package) 48-pin Top View A4 A3 A2 A1 A0 CE I/O1 I/O2 I/O3 I/O4 VCC GND I/O5 I/O6 I/O...




logo    Since 2024. D4U Semiconductor.   |   Contact Us   |   Privacy Policy