ZL30112 |
Part Number | ZL30112 |
Manufacturer | Zarlink Semiconductor |
Description | The ZL30112 SLIC/CODEC DPLL contains a digital phase-locked loop (DPLL), which provides timing and synchronization for SLIC/CODEC devices. The ZL30112 generates TDM clock and framing signals that are ... |
Features |
November 2009
• Synchronizes to 8 kHz, 2.048 MHz, 8.192 MHz or 19.44 MHz input • Provides 2.048 MHz and 8.192 MHz output clocks and an 8 kHz framing pulse • Automatic entry and exit from freerun mode on reference fail Ordering Information ZL30112LDG1 32 Pin QFN* Trays, Bake & Drypack *Pb Free Matte Tin -40°C to +85°C • Provides DPLL lock and reference fail indication • DPLL bandwidth of 29 Hz for all rates of input references • Less than 0.6 nsecpp intrinsic jitter on all output clocks • 20 MHz external master clock source: clock oscillator or crystal • Simple hardware control interface... |
Document |
ZL30112 Data Sheet
PDF 349.75KB |
Similar Datasheet
No. | Parte # | Fabricante | Descripción | Hoja de Datos |
---|---|---|---|---|
1 | ZL30110 |
Zarlink Semiconductor |
Telecom Rate Conversion DPLL | |
2 | ZL30111 |
Zarlink Semiconductor |
POTS Line Card PLL | |
3 | ZL30116 |
Zarlink Semiconductor |
SONET/SDH Low Jitter System Synchronizer | |
4 | ZL30117 |
Zarlink Semiconductor |
SONET/SDH Low Jitter Line Card Synchronizer | |
5 | ZL30119 |
Zarlink Semiconductor |
Low Jitter Line Card Synchronizer | |
6 | ZL30100 |
Zarlink Semiconductor Inc |
T1/E1 System Synchronizer |