Busque con el número de pieza junto con el fabricante o la descripción
DM54L10 |
Click to view a larger image
| Part Number | DM54L10 |
| Manufacturer | National Semiconductor |
| Description | This device contains three independent gates each of which performs the logic NAND function Connection Diagram Dual-In-Line Package TL F 6619 – 1 Order Number DM54L10J or DM54L10W See NS Package Nu... |
| Features |
d The device should not be operated at these limits The parametric values defined in the ‘‘Electrical Characteristics‘‘ table are not guaranteed at the absolute maximum ratings The ‘‘Recommended Operating Conditions’’ table will define the conditions for actual device operation
Recommended Operating Conditions
Symbol VCC VIH VIL IOH IOL TA Parameter Min Supply Voltage High Level Input Voltage Low Level Input Voltage High Level Output Current Low Level Output Current Free Air Operating Temperature
b 55
DM54L10 Nom 5 Max 55
Units V V 07
b0 2
45 2
V mA mA C
2 125
Electrical Characteristics... |
| Document |
 DM54L10 Data Sheet
PDF 82.81KB |
Similar Datasheet
| No. | Parte # | Fabricante | Descripción | Hoja de Datos |
|---|---|---|---|---|
| 1 | DM54L00 |
National Semiconductor |
Quad 2-Input NAND Gates |
|
| 2 | DM54L00 |
National Semiconductor |
Quad 2-Input NAND Gates |
|
| 3 | DM54L02 |
National Semiconductor |
Quad 2-Input NOR Gates |
|
| 4 | DM54L04 |
National Semiconductor |
Hex Inverting Gate |
|
| 5 | DM54L73 |
National Semiconductor |
Dual Master-Slave J-K Flip-Flops with Clear and Complementary Outputs |
|
| 6 | DM54L74 |
National Semiconductor |
Dual Positive Edge Triggered D Flip-Flop |
|
Desde 2024. D4U Semiconductor.
|