logo

PHN103 NXP N-channel enhancement mode MOS transistor Datasheet

PHN103


NXP
PHN103
Part Number PHN103
Manufacturer NXP (https://www.nxp.com/)
Description N-channel enhancement mode MOS transistor in an 8-pin plastic SOT96-1 (SO8) package. CAUTION The device is supplied in an antistatic package. The gate-source input must be protected against static discharge during transport or handling. 1 4 n.c. s handbook, halfpage PHN103 PINNING - SOT96-1 (SO8) P...
Features
• High-speed switching
• No secondary breakdown
• Very low on-state resistance. APPLICATIONS
• Motor and actuator driver
• Power management
• Synchronized rectification. DESCRIPTION N-channel enhancement mode MOS transistor in an 8-pin plastic SOT96-1 (SO8) package. CAUTION The device is supplied in an antistatic package. The gate-source input must be protected against static discharge during transport or handling. 1 4 n.c. s handbook, halfpage PHN103 PINNING - SOT96-1 (SO8) PIN 1 2 3 4 5 6 7 8 SYMBOL n.c s s g d d d d source source gate drain drain drain drain DESCRIPTION not connected d 5 ...

Document Datasheet PHN103 datasheet pdf (76.67KB)
Distributor Distributor
Bristol Electronics
Stock 3539 In Stock
Price
No price available
BuyNow (No Longer Stocked Philips Semiconductors)




PHN103 Distributor

Philips Semiconductors
PHN103
No price available
Distributor
Bristol Electronics

3539 In Stock
No Longer Stocked





PHN103 Similar Datasheet

Part Number Description
PHN1011
manufacturer
NXP
TrenchMOS transistor Logic level FET
N-channel enhancement mode logic level field-effect power transistor in a surface mounting plastic package using ’trench’ technology. The combination of very low on-state resistance and low switching losses make this device the optimum choice in high speed computer motherboard d.c. to d.c. converters. The PHN1011 is supplied in the SOT96-1 (SO8) surface mounting package PINNING PIN 1-3 4 5-8 DESCRIPTION SOT96-1 (SO8) 8 7 6 5 source gate drain pin 1 index 1 2 3 4 LIMITING VALUES Limiting values in accordance with the Absolute Maximum System (IEC 134) SYMBOL VDSS VDGR VGS VGSM ID IDM Ptot Tj, Tstg PARAMETER Drain-source voltage Drain-gate voltage Gate-source voltage (DC) Gate-source v...
PHN1013
manufacturer
NXP
N-channel enhancement mode MOS transistor
source source source gate drain drain drain drain 1 Top view 4 MAM358 PHN1013 DESCRIPTION N-channel enhancement mode logic level field-effect power transistor using ‘trench’ technology, in an 8-pin plastic SOT96-1 (SO8) package. handbook, halfpage 8 5 d g s Fig.1 Simplified outline and symbol. QUICK REFERENCE DATA SYMBOL VDS ID Ptot RDSon Tj PARAMETER drain-source voltage drain current (DC) total power dissipation drain-source on-state resistance junction temperature VGS = 10 V CONDITIONS 30 10 2.5 13.5 150 MAX. V A W mΩ °C UNIT LIMITING VALUES In accordance with the Absolute Maximum Rating System (IEC 134). SYMBOL VDS VDG VGS ID IDM Ptot Tstg Tj PARAMETER drain-source voltage drain...
PHN1015
manufacturer
NXP
N-channel TrenchMOS transistor Logic level
N-channel enhancement mode logic level field-effect power transistor in a surface mounting plastic package using ’trench’ technology. Application:• High frequency computer motherboard d.c. to d.c. converters The PHN1015 is supplied in the SOT96-1 (SO8) surface mounting package. PINNING PIN 1-3 4 5-8 DESCRIPTION source gate drain SOT96-1 (SO8) 8 7 6 5 pin 1 index 1 2 3 4 LIMITING VALUES Limiting values in accordance with the Absolute Maximum System (IEC 134) SYMBOL VDSS VDGR VGS VGSM ID IDM Ptot Tj, Tstg PARAMETER Drain-source voltage Drain-gate voltage Gate-source voltage (DC) Gate-source voltage (pulse peak value) Drain current (tp ≤ 10 s) Drain current (pulse peak value) Total powe...
PHN1018
manufacturer
NXP
N-channel TrenchMOS transistor Logic level FET
N-channel enhancement mode logic level field-effect power transistor in a surface mounting plastic package using ’trench’ technology. Application:• High frequency computer motherboard d.c. to d.c. converters The PHN1018 is supplied in the SOT96-1 (SO8) surface mounting package. PINNING PIN 1-3 4 5-8 DESCRIPTION source gate drain SOT96-1 (SO8) 8 7 6 5 pin 1 index 1 2 3 4 LIMITING VALUES Limiting values in accordance with the Absolute Maximum System (IEC 134) SYMBOL VDSS VDGR VGS VGSM ID IDM Ptot Tj, Tstg PARAMETER Drain-source voltage Drain-gate voltage Gate-source voltage (DC) Gate-source voltage (pulse peak value) Drain current (tp ≤ 10 s) Drain current (pulse peak value) Total powe...
PHN110
manufacturer
NXP
N-channel enhancement mode MOS transistor
N-channel enhancement mode MOS transistor in an 8-pin plastic SOT96-1 (SO8) package. d d d d 5 8 PINNING - SOT96-1 (SO8) PIN 1 2 3 4 5 6 7 8 SYMBOL n.c s s g d d d d DESCRIPTION not connected source source gate drain drain drain drain 4 n.c. s s g MAM116 Fig.1 Simplified outline and symbol. CAUTION The device is supplied in an antistatic package. The gate-source input must be protected against static discharge during transport or handling. QUICK REFERENCE DATA SYMBOL VDS VSD VGS VGSth ID RDSon Ptot PARAMETER drain-source voltage (DC) source-drain diode forward voltage gate-source voltage (DC) gate-source threshold voltage drain current (DC) drain-source on-state resistance total powe...




logo    Since 2024. D4U Semiconductor.   |   Contact Us   |   Privacy Policy